The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The article presents a FPGA based novel embedded automobile data acquisition system, which records vehicle's, environment's and driver's operation information intuitively. The data acquisition system is useful in the fields of traffic accident analyze and accident responsibility confirmation. The core of system is Altera's Nios II processor in FPGA. According to the trigger conditions set by users,...
PXIe protocol is a novel high-speed transmission bus protocol in industry. PXIe not only offers high performance up to 500MB/s bandwidth (4 lines), but also is completely compatible with PCI Express protocol. However, the current implementation in FPGA can not make full use of its advantages. The paper describes a direct memory access system to improve the real bandwidth of PXIe bus. For direct memory...
In view of the current problems and challenges that magnetic disk storage systems faced in the military and other critical applications, this paper put forward a solid-state storage array systems technology as the solution. The paper places most importance on deploying a high-performance and flexible structured storage architecture. The architecture which is based on Redundant Array of Independent...
This paper is focus on the realization of signal beam forming (DBF) for base band signal through band-pass sampling, I / Q digital branch decomposition and digital filtering. In order to make more rational use of modern electronic tools, make full use of DSP's computing power, give prominence to FPGA's strong logic processing capacity and fast speed, a combination of both will be used. In the FPGA,...
This article introduced a design principles and implementation method of a high resolution programmable digital delay generator. It described the system's composition in hardware and software view. This system is composed of deserializer MAX3885, high-speed clock generator AD9517-1, DDR2 SDRAM, serializer and USB2.0 Controller. Paper described FPGA software design methods includes DDR2 SDRAM controller...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.