The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a peak current-controlled (PCC) single-inductor dual-output (SIDO) DC-DC buck converter with a time-multiplexing (TM) scheme. Small signal modeling, system compensation, and circuit implementation are discussed. Simulation and measurements confirm the effectiveness of the proposed method. The converter was fabricated using TSMC 0.35-μm CMOS technology. The input supply voltage...
This paper presents a fully integrated single-inductor dual-output (SIDO) buck-boost or boost-boost DC-DC converter with power-distributive control. This converter works under voltage mode control to have better noise immunity, uses fewer power switches/external compensation components to reduce cost, and is thus suitable for system on chip (SoC) applications. The proposed SIDO converter was fabricated...
An integrated sigma-delta noise-shaped buck converter that uses a discrete-time second order single-bit sigma-delta modulator (DT-SDM2) is presented. The DT-SDM2 buck converter and a compared PWM controller are designed and fabricated on a standard TSMC 0.35 ??m 3.3 V CMOS process. The operating frequency of the proposed DT-SDM2 ranges from 400 KHz to 1.2 MHz. Simulation results show that DT-SDM2...
This paper presents an integrated DCM buck converter with peak-current mode control. Small inductor (1 muH) is used for DCM operation to meet compact demands of battery-powered mobile applications. In this design, TSMC 0.35 mum CMOS technology is used and the chip area is 780times1215 mum2. For input supply voltage ranges from 2.7 V to 4.2 V, the simulated maximum power efficiency is 90.5% at 60 mA...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.