The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This study described a novel digital regulation scheme for multimode primary-side controlled flyback converter. This approach ensured good energy continuity at the modes transition points of the converter. Compared with the normal control methods, the proposed digital regulation scheme could achieve smooth modes transition and suppress the large output voltage ripple when the converter works at the...
The Digital Signal Processor (DSP) is a specialized microprocessor, with its architecture optimized for the operational needs of digital signal processing.It often uses special memory architectures that are able to fetch multiple data and/or instructions at the same time.With applying to WISHBONE bus interface it is much easier to connect the cores, and therefore much easier to create a custom System...
Traditional contract net protocols can simply and flexibly solve the negotiation problem of multi-agent system (MAS). But they canpsilat work very well within the large scale system environment and is ineffective to solve the multi-issue negotiation problem. This paper investigates the reputation contract net protocol (RCNP) and proposes a novel contract net negotiation model based on RCNP. The model...
DDR SDRAM (double data rate synchronously dynamic RAM) controller is discussed in this paper. The principle and commands of FPGA-based DDR SDRAM controller are detailed. The R/W control of DDR SDRAM is realized through Verilog HDL, and this controller is applied into 400 MHz single channel high-speed, high-precision and large-capacity data acquisition board
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.