The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A new flexible digital platform based on the fixed-pointing DSP has been developed for power electronic systems integration, whose computational power can be easily expanded by floating-point units (FPU) which are configured by a FPGA. Some IP (intellectual property) cores for power electronic applications, coded in VHDL for modularity and portability, have been designed and validated in the digital...
A configurable floating-point coprocessor by a FPGA is designed to enhance the computational capability of the digital platform based on the fixed-point DSP, with which the platform will be competent to implement intensively computational tasks. Detailed design procedures of the coprocessor are presented. A new division algorithm is proposed by combining the lookup-table algorithm and multiplicative...
A new flexible digital platform based on the fixed-pointing DSP has been developed for power electronic systems integration, whose computational power can be easily expanded by floating-point units (FPU) which are configured by a FPGA. Some IP (intellectual property) cores for power electronic applications, coded in VHDL for modularity and portability, have been designed and validated in the digital...
A configurable floating-point coprocessor by a FPGA is designed to enhance the computational capability of the digital platform based on the fixed-point DSP, with which the platform will be competent to implement intensively computational tasks. Detailed design procedures of the coprocessor are presented. A new division algorithm is proposed by combining the lookup-table algorithm and multiplicative...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.