The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We present an innovative approach to risk assessment using cooperation concept for collision avoidance of side crash for autonomous lane change system. The cooperation concept is proposed to check an available space in the target lane for lane change in a short period of the future. Before moving to the target lane, the ego vehicle needs to check whether the object vehicle is cooperative or not for...
This paper proposes a high-efficiency voltage sag protector with low ground leakage current. The line-frequency transformer of the conventional system is replaced by a bidirectional dc-dc converter. A bidirectional dc-ac inverter copes with voltage sag and interruption. It has low ground leakage currents by the common grounded capacitors. A bidirectional dc-dc converter transfers the electrical power...
We demonstrate a monolithically integrated Si optical single-sideband modulator that contains a ring-assisted Mach-Zehnder modulator, two MMI optical couplers, and an electrical quadrature hybrid coupler. The modulator successfully produces 30-GHz single sideband with 15-dB suppression of the undesired sideband.
A high performance 25-Gb/s optical receiver having a Ge PD and BiCMOS electronics is monolithically realized with the photonic BiCMOS technology. Receiver design optimization is done in the standard Si IC design environment using an equivalent circuit model for the Ge PD. The integrated receiver achieves sensitivity of −10-dBm at 10−12 BER for 25-Gb/s PRBS 231-1 data and consumes 37 mW.
This paper proposes a high-efficiency single-phase three-level bidirectional inverter. The proposed inverter has a three-level power switching circuit. It can reduce switch voltage stresses with low harmonic components. It has common-mode capacitors at the ac-filter to suppress the ground leakage current for high power quality. Its circuit operation and control strategy are described. Its common-mode...
CMOS and nano-electromechanical (NEM) hybrid reconfigurable logic (RL) circuits are implemented by using monolithic three-dimensional (M3D) integration process. Their operation and feasibility are discussed based on simulation and experimental results.
This paper proposes a high-efficiency bidirectional dc-dc converter with high voltage conversion ratio for low voltage energy storage devices. For a step-up operation, the proposed converter operates with a high step-up voltage conversion ratio. It has low voltage stresses of the power switches at the low voltage side. It also has low switching losses of the output diodes at the high voltage side...
We demonstrate a low-power wireline transmitter with 2-tap pre-emphasis in which serialization is achieved by toggling serializer with data transition information extracted from parallel input data. This novel technique of serialization provides significantly reduced power consumption since it does not need the short pulse generation block required in the conventional serializer. In addition, the...
We characterize photodetection frequency response of a waveguide-type Ge-PD on Si having larger than 50-GHz photodetection bandwidth using an equivalent circuit model. Our model provides accurate frequency responses and allows clear identification of different contributions.
A new type of multi-rate clock and data recovery (CDR) circuit is realized that can operate at multiple data rates of 3.5, 7.0 and 14-Gb/s. A multi-mode rotational binary phase detector supports full-rate, half-rate and quarter-rate CDR operation with only one voltage-controlled oscillator. A prototype CDR circuit implemented in 65nm CMOS technology successfully demonstrates the multi-rate operation...
The two-level single-ended primary-inductor converter (SEPIC) has been used for grid-tied photovoltaic (PV) systems. However, it has high switching losses because of high voltage stresses. To reduce the switching losses, a three-level SEPIC is suggested in this paper. The three-level SEPIC has low switching losses by reducing the switch voltage stress. It improves power efficiency by using a lower-voltage-rated...
In this paper, a soft continuum manipulator is introduced. We tried to hybrid element technologies of soft robotics and traditional hard material based continuum robots. The soft continuum manipulator was composed of urethane rubber based soft and flexible modules. These modules gave the manipulator softness and adaptiveness. Additionally, the manipulator could be inflated with air pressure to change...
We demonstrate the technique of determining Si micro-ring modulator device parameters for achieving optimal modulation performance. Our technique is based on a simple analytic equation and confirmed by measurement and numerical solutions. Using this technique, we determine the optimal ring radius for different data rates.
A low-voltage phase-locked loop (PLL) circuit having a charge pump (CP) with a novel negative feedback replica bias scheme for current mismatch compensation is demonstrated. A prototype 400-MHz PLL circuit operating at 0.65-V is fabricated with 180-nm standard CMOS process. Measurement results show that current mismatch compensation is successfully achieved. Our PLL consumes only 140-μW.
We present a CMOS integrated optical receiver having under-damped transimpedance amplifier (TIA) and CMOS avalanche photodetector (APD) realized in 65-nm CMOS technology. The under-damped TIA compensates the bandwidth limitation of CMOS APD and provides enhanced receiver bandwidth performance with reduced power consumption and better sensitivity compared to previously reported techniques. We successfully...
This paper proposes a high-efficiency non-isolated dynamic voltage restorer (DVR) for the parallel-voltage compensation. Compared with the conventional isolated DVR, the non-isolated DVR using the dc-dc converter can reduce cost, weight, size and losses related with the injection transformer. However, the dc-dc converter of the non-isolated DVR operates under hard-switching operation, increasing switching...
We present a 12.5-Gb/s monolithically integrated optical receiver with CMOS avalanche photodetector (CMOS-APD) realized in 65-nm CMOS technology. The optical detection bandwidth limitation of CMOS-APD due to the carrier transit time is compensated by underdamped TIA. With this optical receiver, 12.5-Gb/s 850-nm optical data are successfully detected with bit-error rate less than 10−12 at the incident...
We present an accurate model for self-heating effect in depletion-type Si micro-ring modulator which describes incident-power dependent transmission and dynamics. Its accuracy is confirmed with measurement. It can be useful for determining optimal modulation conditions.
This paper proposes a high-efficiency soft-switching pulse-width modulated (PWM) full-bridge (FB) dc-dc converter for the on-board battery charger of electric vehicles (EVs). Asymmetrical PWM (APWM) FB converter is proposed with zero-voltage switching (ZVS) of the power switches and zero-current switching (ZCS) of an output diode. Switching losses can be reduced by achieving ZVS and ZCS. Conduction...
This paper proposes a high-efficiency ultracapacitor charger using a soft-switching full-bridge pulse-width modulated (PWM) converter. Conventional full-bridge phase-shift modulated (PSM) converter is used for charging ultracapacitors. However, the power efficiency of conventional converters is low because of its circulating current and high output diode voltage stresses. This study presents a high-efficiency...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.