The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
ESD Protection circuits with low triggering voltage, low leakage current and fast turn-on using trigger techniques are presented in this paper. The proposed ESD protection devices are designed in 0.13um CMOS Technology. The results show that the proposed substrate Triggered NMOS using bipolar transistor has a lower trigger voltage of 5.98V and a faster turn-on time of 37ns. And the results show that...
The paper introduces a silicon controlled rectifier (SCR)-based device with high holding voltage for ESD power clamp. The holding voltage can be increased by extending a p+ cathode to the first n-well and adding second n-well wrapping around n+ cathode. The increase of the holding voltage above the supply voltage enables latch-up immune normal operation. The device is fabricated by 0.35um BCD (Bipolar-CMOS-DMOS)...
In this paper, the design of the novel BiCMOS ESD protection circuit with low trigger voltage and fast turn-on speed is proposed. The proposed ESD protection circuit is verified by the transmission line pulse system. The results show that the novel BiCMOS ESD protection circuit has lower trigger voltage of 5.98 V compared with that of conventional GGNMOS. And this ESD protection circuit has faster...
The paper introduces a silicon controlled rectifier (SCR)-based device with high holding voltage for ESD power clamp. The holding voltage can be increased by extending a p+ cathode to the first n-well and adding second n-well wrapping around n+ cathode. The increase of the holding voltage above the supply voltage enables latch-up immune normal operation. The device is fabricated by 0.35 um BCD (Bipolar-CMOS-DMOS)...
In this study, the electrical characteristics of High Voltage MOSFET(HV-MOSFET) under high temperature were investigated. And, specific on-resistance, threshold voltage, transconductance, drain current of the HV-MOSFET were measured over a temperature range of 300K ≤ T ≥450K. The results of this study indicate that extended drift region length has a great effect on electrical characteristics, but...
Acid (0.05–0.2 N HCl) pre-treatments and subsequent enzymatic hydrolysis (Alcalase™ and Flavourzyme™) of defatted soybean flour (DSF) were performed under aseptic conditions. The acid pre-treatment facilitated enzymatic hydrolysis of the protein in DSF by increasing the nitrogen solubility index. Protein was hydrolyzed primarily during the first 5 h of enzymatic hydrolysis. The degree of hydrolysis...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.