The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A low-power 2Mb ReRAM macro was developed in 90 nm CMOS platform, demonstrating lower power data-writing (x1/7) and faster data-reading (x2∼3) as compared to a conventional flash. The memory window at −6σ for 10 years was confirmed with a high-speed 1-bit ECC considering operating temperature ranging from −40 to 85 °C, where the worst conditions are high-temperature (85°C) “Off” writing and low-temperature...
A low-power 2Mb ReRAM macro was developed in 90 nm CMOS platform, demonstrating lower power data-writing (x1/7) and faster data-reading (x2∼3) as compared to a conventional flash. The memory window at −6σ for 10 years was confirmed with a high-speed 1-bit ECC considering operating temperature ranging from −40 to 85 °C, where the worst conditions are high-temperature (85°C) “Off” writing and low-temperature...
In the single-carrier (SC) transmission, minimum mean square error frequency-domain equalization (MMSE-FDE) can achieve a good bit error rate (BER) performance in a frequency-selective fading channel. The conventional FDE requires the insertion of cyclic prefix (CP) to make the received signal block to be a circular convolution of the transmit signal and the channel. Overlap FDE requires no CP insertion...
A new accelerated testing scheme for detecting SRAM bit failure caused by random telegraph noise (RTN) is proposed. By repeatedly monitoring the fail bit count (FBC) under a reduced margin operation condition, increasing trend of FBC along time was clearly observed, which is believed to be caused by RTN. In addition, physics-based ultra-fast Monte Carlo RTN simulation program has been developed, which...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.