The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents the design and implementation of finite Radon transform (FRAT) on field programmable gate array (FPGA). To improve the implementation time, Xilinx AccelDSP, a software for generating hardware description language (HDL) from a high-level MATLAB description has been used. FPGA-based architectures with three design strategies have been proposed: direct implementation of pseudo-code...
This paper describes a new dynamic partial reconfiguration (DPR) design flow and environment for image processing algorithms. The functionality and design techniques are demonstrated through an efficient implementation of colour space conversion (CSC) intellectual property (IP) core used in many image processing applications such as compression. Furthermore, an evaluation and application flow example...
The development of the security layers between the wireless terminals is one of the biggest trends in wireless communications. Bluetooth can be described as the short range and the low power supplements that holds the connection protocol through various devices. This paper presents the development of a secure wireless connection terminals on a field programmable gate array (FPGA). The wireless connection...
In this research, novel architectures based on different design approaches and arithmetic techniques such as direct mapping implementation, dynamic partial reconfiguration (DPR) mechanism, distributed arithmetic (DA) and systolic array (SA) will be developed for three dimensional (3D) medical image compression system. Moreover, solutions for processing large medical volumes will be investigated and...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.