The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A low-temperature co-fired ceramic (LTCC) module for miniaturized radar altimeter simulator is presented in this paper. By taking advantages of the LTCC three-dimensional Multi-chip Module (3D-MCM) technology, the embedded circuit elements can be arranged vertically for size reduction. The proposed module features a compact size of 25mm × 24mm, with a packaged height of 5.5mm.
A high speed, low delay/log(ΔVin) dynamic comparator using negative resistance combined with input differential pair is proposed and designed in TSMC 90nm CMOS process technology. The delay/log(ΔVin) of the comparator is 22ps/dec and consumes 213μW at 3GHz clock rate and 1.2V supply. The standard deviation of the comparator input refer offset is 25mV.
Conversion from dc to the 10th Nyquist band is enabled in a SHA-less, 10-b, 100-MS/s pipelined ADC by digitally calibrating the clock skew in the 3.5-b front-end stage. Architectural redundancy of pipelined ADC is exploited to extract skew information from the first-stage residue output with two out-of-range comparators and some simple digital logic; a gradient-descent algorithm is used to adaptively...
We present an "opportunistic" scheduling policy with the objective of improving delay performance for time-sensitive users in wireless networks. Since packet delay depends on both resource allocation and time-varying capacity of wireless channels, we introduce a search radius (SR) into the framework of packet fair queueing (PFQ) and employ maximum relative SNR (Max-rSNR) as scheduling rule...
A QoS constrained scheduling framework is presented and evaluated for VoIP traffic. QoS factors such as frame error rate, delay, codec related quality factors are added to the proportional fair scheduler in different manners to enhance the scheduler support for real-time traffic, like VoIP. Simulations show that the new scheduler improves the link level quality/fairness and the system capacity.
Active Queue Management (AQM) can maintain smaller queuing delay and higher throughput by purposefully dropping the packets at intermediate nodes. Almost all the existing AQM schemes neglect the impact of large delay on their performance. In this study, we first show an unexpected fact through simulation experiments, which is the dramatic oscillations appear in the queues controlled by several popular...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.