The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a 2.4GHz monolithic Class E power amplifier based on Grace 0.18um SiGe BiCMOS technology. It has a two-stage structure and adopts small DC feed inductors and on-chip matching networks. Without any off-chip components, the power amplifier achieves maximum output power of 22.4dBm, and the PAE is 33% with 2V supply. After optimizing the component parameter, the input and output terminals...
As a novel display material, OLED attracts more and more attention in recent years. This paper researches on the OLED scanning control circuit, and puts forward a novel adjustable grayscale scan method which adopts random weight algorithm after studying different scan schemes. Considering the efficiency of scan buffer unit, a dual radix interleaving clock architecture is proposed in the paper, and...
This paper presents the development of a 2 Ms/s 10-bit very low-power CMOS SAR ADC which is realized in a 0.35 mum CMOS process. The design combines a capacitor array DAC, a dual-cross coupled pair comparator, and SAR digital logic to create 8 effective bits while consuming less than 3 mW with a 3.3 V power supply.
In an embedded system design, the mere serial function of a processor is generally used to improve its correctness and decrease the design period without making use of the entire functions of the processor. To reduce the area and the loss of cost-effectiveness brought about by the general processor, a new embedded ultra-micro processor circuit is proposed. It lies between the simplex parallel logic...
This paper presents the IP core design of PLC (programmable logic controller) microprocessor that includes a special Boolean process unit after analysing PLC programming language, instruction execution characteristics and current PLC disadvantage. The novel microprocessor based on RISC architecture for PLC accords with PLCs international standard and its systematic design requirement. It is successfully...
The paper first argues the system level design of the OLED drive chip. After analyzing the feature of OLED and the display panel (Sempel and Buchel, 2002), it presents how to eliminate the cross talk effect by the precharge circuit, and compares the drive efficiency between two precharge schemes. Then the dual radix interleaving clock architecture is proposed to enhance the lighting efficiency and...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.