The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
With the development of VLBI technology, the correlator system of observation station is constantly upgrading, so as to adapt to new data format and higher processing speed. Now the conversion of data format from Mark 5B to VDIF has been built by the researchers around the world. Once completed, it will be conducive to VLBI international collaboration. Hence it is very meaningful to study the VDIF...
A free space miniature optical spectrometer is demonstrated by utilizing a hole array as the dispersive component. Tikhonov regularization method is used to make the reconstructed spectrum similar to the original one.
Carbon nanotube (CNT), a one dimensional (1D) hollow cylinder, possesses exceptional optoelectronic properties due to its unique geometry, making it a promising material for infrared (IR) detection. By taking advantage of its particular features, IR detectors using CNT have the potential to outperform and replace conventional detectors. In this paper, a multi-spectrum IR detector system will be introduced,...
A novel architecture of the configurable Distributed Random Access Memory (RAM) logic based on Look-Up Tables (LUTs) in the Logic Block (LB) is proposed and implemented in a tile-based FPGA manufactured with a 0.5μm SOI-CMOS logic process. The Distributed RAM can be configured in two modes: Single-Port RAM and Dual-Port RAM. Due to its resource abundance and low latency the Distributed RAM can complement...
In this paper, we propose a methodology of the automated bitstream generation for conducting high-testability FPGA tests. In order to study the efficiency of our solution we will explore our methodology in the test of an SOI-based FPGA. We use a semi-automated approach of the bitstream generation for ease of test vector design with high functionality and fault coverage. The methodology from this research...
A large and sudden current called surge current is always induced due to the momentary supply current through a low resistance path to ground when filed programmable gate array (FPGA) power on. This surge current will request the power supply of FPGA to source more current to meet this instantaneous demand or complicate the power management system of FPGA in order to succeed in powering up FPGA. Therefore,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.