The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Torsion links are components which couple inner and outer cylinders of a landing gear mechanism. They prevent torsion or twisting between the cylinder and piston components in the structure. The integrity of this component is essential to prevent shimmy vibrations in an aircraft landing gear. Failure of this component is thus catastrophic for the aircraft. The typical geometry of torsion link of a...
A feasible computational framework that enables improved predictability of NBTI degradation within commercially available tools is discussed. The NBTI model is used for both delay correction in transistor characterization data and real-time circuit operation where recovery is present. The complementary nature of implementation is readily incorporated into existing model extraction and verification...
The impact of deep sub-micron CMOS transistor reliability on RF oscillator phase noise degradation is demonstrated along with the importance of off-state drain stress for large signal RF applications. Process and device optimization was successful in reducing phase noise degradation to acceptable levels.
Stress induced leakage currents (SILC) are one of the most important reliability problems in present day CMOS technology. We have developed a new approach to SDT which exploits advantages provided by extremely thin (??1.2nm) dielectrics. The enormous difference between the high capacitance of the thin dielectric and the much smaller capacitance of the Si depletion layer allows application of a modest...
A 45 nm high performance technology with 11 level metallization is presented for SOC applications. High performance and density are maintained through new process optimizations that allow the use of less restrictive layouts by eliminating defect generation from strain enhancing processes. Additionally, technology modeling has been made simpler through optimization of key processes to minimize context...
We demonstrate a novel approach to generation of sequences of ultrafast pulses in which external stress is applied to arrayed waveguide grating multiplexers using a corrugated pattern. Stress applied to the grating region modifies the free spectral range resulting in modulation of the response spectrum with the corresponding sequence of ultrafast pulses at each output channel of the device. The repetition...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.