The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A single-chip transceiver for worldwide multi-class UHF RFID readers integrates all RF and analog baseband blocks, a synthesizer, DeltaSigma DACs and ADCs, digital filters and modem functions. The output power is up to +20dBm. Sensitivities down to -85dBm can be achieved in the presence of a 0dBm self-jammer. Total power consumption is 1.5W.
The proliferation of RFID applications motivates an integrated solution to reduce the cost and physical size of readers. This paper describes the architecture and design of a world-wide regulation-compliant single-chip RFID transceiver for multiclass tags. Based on direct-conversion architecture, this chip integrates all of the RF blocks, synthesizer, analog signal conditioning, ADC/ DAC, and modulation...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.