The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A novel voltage reference based on Kujik bandgap is proposed in this paper. An extra amplifier and bipolar are used to produce a current of positive temperature coefficient, which is for compensating the Kujik bandgap reference in high temperature. The reference finally has a temperature coefficient of only 10 ppm/°C. A negative feedback loop is introduced to provide a pre-regulated power supply for...
A CMOS down-conversion folded mixer for the radio frequency (RF) applications is presented. The proposed mixer composes of frequency doubling circuits, transconductance stages, and folded switching stages. With input 1.9 GHz RF signals of -40 dBm driven by 0.948 GHz local oscillation (LO) signals of 0 dBm, the mixer shows a good performance in both the high linearity and the low power consumption...
In this paper, a low complexity high quality motion estimation architecture design was proposed for MPEG-4 AVC/H.264 video coding applications. The proposed design is based on a low complexity algorithm that reduces over 90% of complexity at the cost of 0.06968dB and 0.08296dB PSNR drop as compared to JM9.3 full search with a plusmn32 search range at CIF and D1 formats, respectively. Besides, the...
In this paper, we propose a low complexity high quality fractional motion estimation design for H.264/AVC. A mode reduction algorithm of sub-macroblock partitions reduces about 30% of the hardware cost for FME block matching. The algorithm provides the continuous search points in a modified search area to boost hardware utilization and own high feasibility for the VLSI array processing. Simulation...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.