The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A new parallel computation model for logic programs is described. A parallel logic programming language Parallel Prolog has been considered as a high level language. A data-flow model is a theoretical background of our computation model. Owing to this the model is asynchronous and utilizes innate kinds of parallelism for a highly parallel all solution strategy in logic programs. We have designed new...
We have developed a synthesis procedure for the design of an optimal throughput in packet communication networks. The initial data for the synthesis are a structure of the network, a probabilistic workload model and approximate real delay time values in the network. On the basis of the developed procedure we are able to design an optimal delay time in network nodes using the derived formulae. This...
Second-generation supercompilers should comprise performance analysis tools for creating an information feed-back to improve parallel programs. We have developed a technique and performance analysis tool, PEPSY, embedded in our supercompiler, which is based on automatic generation of the abstract model of the parallel program and performance analysis using a simulation technique. Real application...