The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
As the high-speed I/O (HSIO) and serial link data rate keeps increasing, the requirements for accuracy and advanced capabilities of its modeling and simulation techniques get more stringent. Emerging requirements such as comprehending process, voltage, and temperature (PVT) variations at deep sub-micron process nodes or smaller, fully accounting for all the circuit blocks of the link, gap closing...
Clock meshes possess inherent low clock skews and excellent immunity to process-voltage-temperature variations, and have increasingly found their way to high-performance integrated circuit designs. However, analysis of such massively coupled networks is significantly hindered by the sheer size of the network and tight coupling between non-tree interconnects and large numbers of clock drivers. While...
Due to the rapid growth of traffic in Internet, backbone links of 40 gigabits per second are commonly deployed. To handle high traffic rates, the backbone routers must be able to forward millions of packets per second on each of their ports. Pipelined design can effectively support high speed packets processing. Technology mapping method for sequential circuits in FPGA is playing vital role to pipelined...
Clock mesh has been widely adopted in microprocessor designs to distribute clock signal to clock sink nodes. The primary goal of clock mesh design is to minimize undesired difference in clock arrival time between different sink nodes, which is also known as clock skew. Moreover, the needs for high-performance low-power chip designs impose other constraints on the clock mesh design such as limited...
The development of gene-regulatory memory circuits provides key understandings of biological information storage and enables new biological applications. Computer models and simulations can provide quantitative analysis and prediction of the behaviors and functions of genetic networks, thereby providing valuable verification and design guidance. In this paper, we model the nonlinear dynamics associated...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.