The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Radio channel models developed for traditional macro-cellular systems can not be used for micro- and pico-cellular environments of modern wireless personal communication systems (PCS). This is mainly because of distinct differences in propagation characteristics and much smaller outdoor and indoor micro-cell sizes [1]. It is therefore essential to develop site specific models [2], [3] for a realistic...
With the advances in integrated circuit (IC) technology, managing the individual and total interconnect is becoming one of the main challenges facing designers. An individual a-priori length estimation model can be a useful tool in helping designers obtain lower net lengths and congestion of interconnect. In this paper, the main characteristics that need to be considered while designing an individual...
Global routing is a fundamental problem in VLSI physical design in which approximate paths for the interconnect (wires) of a circuit are decided. In this paper, a fast, order-free global routing technique is proposed by formulating the global routing problem as an integer linear programming (ILP) problem. A small set of high quality trees, in terms of congestion and length, for each net in the circuit...
The complexity and size of digital circuits have grown exponentially, and today's circuits can contain millions of logic elements. Clustering algorithms have become popular due to their ability to reduce circuit sizes. Clustering enables circuit layout design problems, such as partitioning and placement to be performed faster and with higher quality. In this paper, current clustering algorithms and...
In this paper, two effective preprocessing techniques for clustering large-scale circuits are presented. These techniques can be performed before the general multilevel clustering to enhance the speed of the partitioning technique while preserving the solution quality. A "wrapped" version of hMETIS is implemented, in which the proposed techniques are applied as the preprocessing step. The...
Physical design of Very Large Scale Integrated (VLSI) circuits is the phase where the physical shape of a circuit is decided. Layout is part of the physical design step where the locations of all circuit components and their wiring are decided. Layout typically consists of 3 stages: partitioning, placement, and routing. The main focus of this research is on the placement step. There are various efficient...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.