The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Two-step injection clock generation technique is presented for fine resolution fractional-N multiplying delay-locked loop (MDLL). The coarse DLL generates multiple coarse clock phases, and then fine DLL performs fine phase control for MDLL injection clock. The proposed technique is applied to fractional-N MDLL and efficiently achieves 8b fractional frequency resolution. The MDLL designed in a 0.18...
A fractional-N multiplying delay-locked loop (MDLL) with delay-locked loop (DLL)-based injection clock generation is presented. By exploiting multiphase output of DLL which delay is locked to the period of output frequency, the proposed architecture performs a fractional clock multiplication with MDLL, while eliminating deterministic jitter from fractional divider. The proposed MDLL is designed in...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.