The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This study describes a detailed analysis and compensation of dead-time effect in direct matrix converter. To prevent a short circuit in the power supply, a switching delay time is needed to insert into pulse width modulation (PWM) signals. Due to the dead time, the waveform of output current emerges distortion and increases total harmonic distortion (THD). Dead time compensation is necessary to optimize...
This paper proposes a simple space vector pulse width modulation (SVPWM) scheme for operating a three-phase three-level neutral-point clamped (NPC) voltage source inverter (VSI) at higher modulation indexes, including overmodulation region. Generally, the overmodulation techniques for SVPWM inverter need to store lots of data in the controller beforehand, which produces a huge memory while the control...
This paper proposes a simplified control strategy to balance dc-link capacitor voltage for multi-level diode clamped voltage source inverter (DCVSI) based on discontinuous space vector pulse width modulation (DSVPWM). Currents flowing into the neutral point of dc-link capacitors cause fluctuations of dc-link capacitor voltages in the diode-clamped inverter. Performance of the multi-level inverter...
This study describes a detailed analysis and uniform compensation of dead-time effect in three-phase multi-level (N≥3) diode clamped voltage source inverter (DCVSI). To prevent a short circuit in the dc-link, a switching delay time is needed to insert into pulse width modulation (PWM) signals. Due to the dead time, the waveform of output current emerges distortion and increases total harmonic distortion...
This paper presents a unified carrier-based modulation method for direct matrix converter. Various types of pulse width modulation (PWM) methods are generated by using the offset voltage, changing slope of carrier waveform, and adjusting the free parameters in the modulation algorithm. The proposed method is equivalent to the space vector pulse width modulation (SVPWM) for two-level and three-level...
This paper presents carrier-based discontinuous space vector pulse width modulation (DSVPWM) method for three-level three-phase neutral point clamped (NPC) voltage source inverter (VSI). Based on the relationship between space vector pulse width modulation (SVPWM) and carrier based modulation, a simplified DSVPWM method for three-phase inverter is introduced by skillfully arranging two zero voltage...
This paper proposes a simplified space vector pulse width modulation (SVPWM) algorithm for three-level neutral point clamped (NPC) voltage source inverter (VSI). The waveform of sinusoidal pulse width modulation (SPWM) symmetric regular sampling is similar to the waveform of seven-segment SVPWM symmetric regular sampling. The only difference is that the two algorithms have different operation time...
In this paper, a simplified and unified space vector pulse width modulation (SVPWM) algorithm for multi-level diode clamped (DC) voltage source inverter (VSI) is proposed. The traditional SVPWM method for two-level inverter is not very difficult to implement. However, it becomes more and more complex and difficult to realize as the level number of the inverter increases. Based on the relationship...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.