The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A low-voltage positive buck-boost converter using average-current-controlled techniques is proposed in this paper. The benefit of the average-current-controlled circuit is that it does not need to use slope compensation, furthermore, it can reduce some power management problems such as cost, design complexity, size, and EMI. The advantages of the low-voltage operational amplifier are that it has lower...
A sub-1V CMOS DC-DC buck converter with 90% efficiency is presented in this paper. The proposed buck converter uses a digital error amplifier that can make the input voltage lower than other conventional buck converters. The buck converter uses voltage-mode control with pulse width modulation (PWM) techniques. The ramp generator of buck converter uses a Schmitt trigger circuit to replace the bias...
A new single-inductor quadratic buck converter using average-current-mode control without slope-compensation is proposed in this paper. The average-current-mode technology minimizes several power-management problems, such as efficiency, EMI, size, transient response, design complexity, and cost. In DC/DC conversion applications that require a wide range of input and/or output voltages, conventional...
A sub-1 V CMOS low-dropout (LDO) voltage regulator with 103 nA low-quiescent current is presented in this paper. The proposed LDO uses a digital error amplifier that can make the quiescent current lower than other LDOs with the traditional error amplifier. Besides, the LDO can be stable even without the output capacitor. With a 0.9 V power supply, the output voltage is designed as 0.5 V. The maximum...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.