The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Ensuring network traffic privacy and improved performance is a key factor to provide trustworthy communication for data transmission. In this research work, we investigate a mechanism to integrate our previous works: open TCP/IP core and the cryptosystem on the same Field-Programmable Gate Array (FPGA) chip. Challenges are addressed in this paper regarding the data format of the encrypted message...
In this research work, Internet Protocol (IP ) receive module is proposed to represent the IP layer at receiving path of an open TCP/IP custom single-purpose processor. Main components of IP receive module architecture and Finite-State Machine (FSM) are designed at Register Transfer Level (RTL) using VHDL language. Design and synthesis verification results are depicted using SignalTab logic analyzer.
Elliptic Curve Cryptography (ECC) over a Galois Field GF (2m) offers a high security level relative to other protocols (i.e., RSA) but with smaller keys' sizes. In this paper, we consider the finite field multiplication and addition used in elliptic curve cryptography to design sequential, and then, concurrent reconfigurable ecrypto system to encrypt and decrypt a message. FPGA implementation via...
In this research, we develop a high-performance reliable communication platform. The platform consists of two parts, TCP/IP protocol stack that is implemented as hardware on an FPGA. And the second part is an integrated Triple-speed Ether net (TSE). We designed a state machine that configures TSE and an Ethernet frame generator to send TCP/IP packets at 1 Gbps, which are then driven into Logic Analyzer...
Embedded system cores for communications networks are becoming much important recently due to the demands placed by Smart Grid, sensor mobile networks, etc. However, embedded system designs have unique metrics such as cost, flexibility, and size. Tuning these metrics during embedded system designs will definitely impact the cost and performance of Smart Grid devices and systems. In this research,...
Embedded system cores for communications networks are becoming much important recently due to the demands placed by Smart Grid, sensor mobile networks, etc. However, embedded system designs have unique metrics such as cost, flexibility, and size. Tuning these metrics during embedded system designs will definitely impact the cost and performance of Smart Grid devices and systems. In this research,...
Many challenges have been investigated in the past few years to make network communications more secured, more reliable, scalable, standardized, and higher performance. Implementations of these researches vary, taking into consideration several features of embedded system design, such as cost, flexibility, performance, and size. Embedded system cores for network communication are becoming much important...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.