The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
En Île-de-France, la recherche des haplotypes (C)ces et RN est systématique depuis 2010 chez les patients drépanocytaires présentant un phénotype C+. Cette préconisation est basée sur une étude ayant démontré la fréquence importante de ces haplotypes dans la population afro-antillaise, et le risque d’allo-immunisation anti-C chez les porteurs de ces haplotypes. En 2011, un nouveau variant C partiel,...
The use of dynamically and partially reconfigurable resources permits to support complex applications. If dynamic and partial reconfiguration offers new possibilities for applicative implementations, it could also provide new ways to design efficient interconnection architectures. In this way, R2NoC, a Network on Chip constituted of dynamically reconfigurable routers is presented. First characterizations...
Dynamic and partial reconfiguration allows to place on line the various tasks that describe an application, in available regions of an FPGA. This new feature leads notably to communication problems since tasks are not present in the matrix during all computation time. In this article, we compare popular interconnection architectures. From this study, the DRAFT network is designed to support the communication...
Dynamic reconfiguration of FPGAs allows the dynamic management of various tasks that describe an application. This new feature permits, for optimization purpose, to place tasks on line in an available region of the FPGA. Dynamic reconfiguration of tasks leads to some communication problems since tasks are not present in the matrix during all computation time. This dynamicity needs to be supported...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.