The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In Network control system, the random Network time-delay exists in the forward path and feedback path, which will affect the stability of control system. To eliminate the influence of time-delay, the compensator is installed in Network control system. But the form of compensator in Network control system is alterable, different form for compensator will affect the characteristic of control system...
The several kinds of compensators for telecontrol system are summarized in this paper. The dynamic compensator could change telecontrol system from unstable state to stable state, but performance will be influenced by prediction error of the network time delay and model error of object. The variable structure compensator only can get rid of the prediction of the network time delay. The influence of...
SDLC synchronous serial communication has strong anti-jamming ability and high speed of data transmission, especially suitable for data communication between aircraft piggyback equipment and ground gear under severe condition such as field. To resolve the army demand of maintenance and repair to airborne equipment, the SDLC synchronous serial communication board is developed based on INTEL8274. The...
Interconnect becomes one of the major factors of today's VLSI circuit design. Its modeling and simulation are becoming more challenging and very difficult. This paper describes the truncation balanced reduction (TBR) algorithms in the model reduction of RC interconnect. Simulation is executed to RC interconnect and may be improve VLSI interconnect system modeling and design technology.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.