The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Compact low depth carry look-ahead circuits using rail-to-rail capacitive threshold logic are proposed. Experimental results of a fabricated test chip from MOSIS in 0.5 mum CMOS technology are presented that validate the proposed circuits operating with a single supply as low as 1.8 V.
Compact schemes to implement two highly linear four quadrant CMOS transconductance multipliers are presented in this work. They are based on floating gate transistors and/or source degeneration resistor which provide high linearity and wide input, output swing. Two cross connected differential pairs are used as current steering elements which provide continuous adjustable gain. Unlike the conventional...
A rail-to-rail differential input stage with programmable threshold levels and offset compensation is introduced. Applications for the implementation of differential and double differential comparators are discussed. Experimental results obtained from a MOSIS 0.5 mum CMOS technology test chip are shown that validate rail-to-rail operation with a 1.5 V supply voltage.
A novel compact four quadrant CMOS transconductance analog multiplier with wide dynamic swing and wide gain bandwidth product using source- degeneration V-I converters is proposed. The design consists of two stages. First stage is a voltage adder and utilizes two V-I converters with diode connected load and source-degeneration resistor which can provide high bandwidth. The second stage consists of...
This paper presents a new CMOS V-I converter based on a positive feedback gm-boosted source degenerated differential pair. A highly linear V-I relationship is achieved by compensating both the body effect and the finite gm of the input pair transistors. Post-layout results from a 0.5 mum CMOS design supplied at 2.7 V show an accuracy in the V-I conversion of 0.993%, total harmonic distortion levels...
A new compact scheme for implementation of linear gain programmable current mirrors with wide range continuously adjustable gain is introduced. It is based on a balanced configuration of differential pairs used as current steering elements. All mirror transistors operate in saturated mode and in strong inversion. Applications of the mirrors for implementation of a linear OTA/multiplier with wide range...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.