The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
An attempt has been made to obtain a compromise allocation based on maximization of individual reliabilities of repairable and replaceable components with in the subsystems, using the information of failed and operational components and a non linear cost function with fixed budget. A solution algorithm of fuzzy programming technique is used to solve the Bi-Objective Selective Maintenance Allocation...
Kahn process networks (KPNs) provide a model of computation for streaming audio, video and various multimedia applications. However, the KPN model consists of unbounded FIFOs between these communicating processes which need to be realized by other means. Application of a design transformation process to a KPN style specification towards a Globally asynchronous locally synchronous (GALS) implementation...
Composing intellectual property (IP) blocks running at different clock speeds over asynchronous communication links for a system-on-chip (SoC) design is a challenging task, especially for ensuring the functional correctness of the overall design. In this paper, we propose a trace-based framework that helps in identifying a class of IPs that can be composed to ldquocorrect-by-constructionrdquo globally...
As embedded systems have become pervasive and ubiquitous in contemporary technologies, their development requires highly reliable design approaches. One of these approaches is the so-called synchronous programming paradigm, where its mathematical basis provides the required formal concepts to satisfy correctness expectations. Among these synchronous programming concepts, the multi-clocked model of...
Composing synchronous intellectual property (IP) blocks over asynchronous communication links for an system-on-chip (SoC) design is a challenging task, especially for ensuring the functional correctness of the overall design. In this paper, we propose a trace based framework to assist in validation of globally asynchronous locally synchronous (GALS) designs. We provide a specific characterization...
Multi threaded graph (MTG) models are expressive in explicitly representing the concurrency, event synchronization, data sharing and timing constraint aspects of a system. Because of their rich expressiveness and visual appeal, MTGs are also useful in conceptualizing these aspects of a system on chip (SoC), before designing them. Each intellectual property block of a system can be captured into an...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.