The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Notice of Violation of IEEE Publication Principles??A Single-chip Digitally Enhanced Radio Receiver for DBS Satellite TV Applications??by A. Maxim, R. Poorfard, R. Johnson, P. Crawley, J. Kao, Z. Dong, M. Chennam, D. Trager, M. Reidin the Proceedings of the 2008 IEEE Radio and Wireless Symposium,Page(s):787-790After careful and considered review, it has been determined that the above paper is in violation...
Notice of Violation of IEEE Publication Principles??A Zero-Second-IF SiGe BiCMOS Satellite Radio Tuner Using a Single PLL for Both RF and IF LO Generation and a Replica Ring-VCO Calibrated IF Filter??by Maxim, A.; Gheorge, M.; Turinici, C.;in the Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting, 2007. BCTM '07.Sept. 30 2007-Oct. 2 2007 Page(s):1 - 4After careful and considered...
Notice of Violation of IEEE Publication Principles??Zero-Second-IF SiGe BiCMOS Satellite Radio Tuner Using a Dual RF IF AGC Loop??by Maxim, A.; Gheorge, M.; Turinici, C.;in the Proceedings of the IEEE Symposium on VLSI Circuits, 200714-16 June 2007 Page(s):210 - 211After careful and considered review, it has been determined that the above paper is in violation of IEEE's Publication Principles.Specifically,...
A digital low-IF satellite TV tuner-demodulator SoC was realized in 0.13 mum CMOS using low power 200 MS/s eight bit pipeline ADCs. A discrete-steps delayed AGC loop using FET switched-resistors resulted in a 10 dB noise figure at max gain and +25 dBm IIP3 at min gain. The image rejection correction is continuously performed in the digital domain using an inverse gain and phase mismatch adjustment...
Notice of Violation of IEEE Publication Principles"Fully-Integrated 0.13 μm CMOS Digital Low-IF DVB-S S2 Satellite TV Tuner Using a Discrete-Step AGC Loop"by Maxim, A.; Poorfard, R.; Johnson, R.; Crawley, P.; Kao, J.; Dong, Z.; Chennam, M.; Nutt, T.; Trager, D.;in the Proceedings of the 2007 IEEE Radio and Wireless Symposium,Jan. 2007 Page(s):67 - 70After careful and considered review, it...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.