The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A multi-mode QC-LDPC decoder is proposed to satisfy the 802.11n/ac WiFi standard. With code-specific design, the overall performance of the decoder is enhanced while ensuring an on-the-fly reconfigurable ability. The proposed architecture has been synthesized using an FPGA for measurements. A state-of-art error rate and implementation complexity are reported. Meanwhile, the throughput has been increased...
A digital additive white Gaussian noise (AWGN) generator has recently become a public focus with the increasing demand of hardware simulation in researches on communication discipline. Some successful ideas of software, such as the Box-Muller method, are then proposed and implemented into hardware platforms and the architecture design has attracted new studies. Then high-precision small-error Gaussian...
In order to ensure the belt conveyor operation reliable and safe, centralized monitoring and control is very necessary. This paper takes the belt conveyor for coal mine as the background, designs the monitoring system based on PLC technology. The system is composed of PLC and touch screen. It is used to control the machine and display running information real-time. The hardware and software of the...
At present, the multilevel FPGA scheme is used widely in system for people life. In order to satisfy the need of product update, it is very urgent to find a way to solve the problem of Multilevel FPGA upgrade. The traditional method of single FPGA upgrade contains two steps, the first one is storing the configuration file to external NOR_FLASH; the second step is reading the file from external NOR_FLASH...
According the universal serial cyclic redundancy check (CRC) technology, one of the new CRC algorithm based on matrix is refered, which descibe an new parallel CRC coding circuit structure with r matrix transformation and pipeline technology. According to the method of parallel CRC coding in high-speed data transmiting, it requires a lot of artificial calculation. Due to the large amount of calculation,...
Now the existing elevator control system cannot meet the requirement of safety and energy saving management. So this paper researches the elevator intelligent-card control system based on CAN bus, involving computer technology, network technology, IC card inductive technology and so on. The elevator energy saving management and the visitor registration problems are solved from the technical level...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.