The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Layout-level gate or routing camouflaging techniques have attracted interest as countermeasures against reverse engineering of combinational logic. In order to minimize area overhead, typically only a subset of gate or routing components are camouflaged, and each camouflaged component layout can implement one of a few different functions or connections. The security of camouflaging relies on the difficulty...
Layout-level gate camouflaging has attracted interest as a countermeasure against reverse engineering of combinational logic. In order to minimize area overhead, typically only a subset of gates in a circuit are camouflaged, and each camouflaged gate layout can implement a few different logic functions. The security of camouflaging relies on the difficulty of learning the overall combinational logic...
This paper describes a web-based platform for nanoscale non-classical device modeling and circuit simulation, especially for non-classical CMOS device compact modeling and circuit performance prediction. This platform is based on program libraries, including model code files. We use SPICE as circuit simulation framework, and the Verilog-A as model design language. Based on the user input deck content,...
In this paper, a nanowire tunnel field-effect transistor with dynamic threshold operation architecture (DT-NTFET) is proposed and the numerical study on its characteristics is presented. It shows that, in DT operation, the DT-NTFET can choose the threshold voltage (VT) flexibly by changing the adjust gate voltage, thus it can be applied as a multifunctional device in the future circuit design; in...
This paper presents a hybrid-readout and dynamic-resolution CMOS image sensor targeted for object tracking applications. The proposed vision sensor can either work in an asynchronous motion detection mode or synchronous region of interest (ROI) readout mode, with different resolutions. In the first mode, relative intensity changes are monitored by a motion detection unit formed of 2×2 pixels and further...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.