The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Power supply noise management continues to be a challenge with the scaling of CMOS technologies. Use of on-chip decoupling capacitors (decaps) is the most common noise suppression technique and has significant associated area and leakage costs. There are numerous methods of implementing decaps and it is not always clear which implementation is the most optimal for the given design constraints. This...
In modern VLSI and SoC circuits, the minimum power supply voltage is often constrained by data storage elements on the chip. Using an ALU, we show that redistributing the current draw pattern using a delay element within the evaluation period (after known clock skewing techniques have been implemented), can further improve the worst case voltage droop in the power supply by ∼27% at a minimal cost...
In modern VLSI and SoC circuits, the minimum power supply voltage is often constrained by data storage elements on the chip. Using an ALU, we show that redistributing the current draw pattern using a delay element within the evaluation period (after known clock skewing techniques have been implemented), can further improve the worst case voltage droop in the power supply by ∼27% at a minimal cost...
Power supply noise has become an increasing concern for circuit designers with the recent advances in technology. As a result there has been an introduction of active supply noise mitigation circuits in addition to the currently used passive bypass/decoupling capacitors for on-chip noise suppression. This paper proposes figures of merit for characterizing the various emerging mitigation circuits as...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.