The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A 15 GHz voltage-controlled-oscillator (VCO) with coupled coplanar waveguide (CCPW) inductor for LC resonator is proposed in this work. Methods including optimization of varactors and CCPW are applied to minimize the supply voltage and current. The CCPW is fabricated with the second top metal layer to improve the quality factor and isolate noise from substrate. The VCO is implemented using IBM 90...
This paper presents a wide-band fractional-N frequency synthesizer for multi-standard cellular and short-range wireless communication receivers. The synthesizer covers the frequency band from 1.8 to 6 GHz and supports the standards of DCS1800, WCDMA, TD-SCDMA, WLAN802.11 a/b/g and Bluetooth. Architecture design and frequency planning are carefully performed to tradeoff wide frequency range and power...
This paper presents a 8448MHz phase-locked loop (PLL) with a proposed divider implemented in 0.13 μm CMOS technology. Compared with conventional current mode logic (CML) divider, the proposed split-load divider presents wider operating frequency range and lower power dissipation. The ratio of the locking range over the center frequency is up to 70% depending on the operating frequency. It consumes...
This paper presents an improved phase frequency detector (PFD) and a novel charge pump (CP) for phase locked loop (PLL) applications. The output signals of the proposed PFD have perfect symmetry with the additional four latches. Two small PMOS transistors and two inverters are added to work as level recovery to avoid the uncertain state of PFD when the circuit powers on. The proposed CP circuit employs...
This paper presents a Sigma-Delta fractional-N frequency synthesizer for multi-standard receiver. The synthesizer's output range is 1.8~5.8GHz and covers the standards of DCS1800, WCDMA, TD-SCDMA, WLAN802. Ha/b/g and Bluetooth. Frequency planning is elaborately done to make sure the synthesizer meets specifications of standards mentioned above. QVCO with a proposed phase shifter is shown to have better...
A fully integrated voltage-controlled oscillator (VCO) for IEEE 802.11a WLAN transceivers is proposed and implemented in 0.18 μm CMOS technology with 1.8 V supply voltage. The VCO core adopts the topology of complementary cross-coupled differential inductance-capacitance (LC) tank. The VCO operates from 4.56 to 4.77 GHz with the varactor control voltage (Vtune) changing from 0.3 to 1.5 V and has a...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.