The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Apigenin (4′,5,7,-trihydroxyflavone) is a flavonoid found in certain herbs, fruits, and vegetables. Apigenin can attenuate inflammation, which is associated with many chronic diseases of aging. Senescent cells—stressed cells that accumulate with age in mammals—display a pro-inflammatory senescence-associated secretory phenotype (SASP) that can drive or exacerbate several age-related pathologies, including...
In this paper we demonstrate a new technique that eliminates the impact of Kv nonlinearity by preserving the integral relationship of the VCO output phase to the input signal. Leveraging the VCO output phase directly precludes the need to span the entire nonlinear Kv characteristic since small perturbations (in the range of 10s of mV) at the tuning node are sufficient to shift the VCO phase by a substantial...
An optical-electrical sub-sampling down-conversion receiver architecture leveraging low-jitter optical sampling is described. A simple interface between the optical and electrical domains is accomplished by combining a photodiode with a second-order continuous-time ΔΣ modulator. A prototype system implemented in 0.18 mum CMOS achieving 36.4 dB SNR in a 2 MHz BW with an OSR of 250 is demonstrated.
An offset-compensation method uses a peak detector and multiple tap feedback to achieve 1000/spl times/ improvement in settling time compared to prior art. Measurement results for a 3.125 Gb/s limit amplifier with 42 dB gain implemented in a 0.18 /spl mu/m CMOS process are presented.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.