The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This brief presents an efficient architecture design for elementary-check-node processing in nonbinary low-density parity-check decoders based on the extended min-sum algorithm. This architecture relies on a simplified version of the bubble check algorithm and is implemented by the means of first-in–first-out. The adoption of this new design at the check node level results in a high-rate low-cost...
This paper presents a study of hardware implementations of Elliptic Curve Cryptography (ECC) in Wireless Sensor Networks (WSN). A critical study of the underlying finite field, representation basis, occupied chip area, consumed power, and time performances of these implementations is conducted. The study shows that most of the reviewed implementations were implemented on Application Specific Integrated...
The paper presents a reliable method to generate on line pulse width modulation (PWM) signals with selected harmonic elimination (SHE) by using field programmable gate array (FPGA). These signals is used to drive voltage source inverter. Due to the complexity of solving the nonlinear equations, and impossibility to achieve the solution in real time and on line, therefore the solution is obtained off...
Efficient multimedia communications rely on real-time implementations of multirate filter banks. In this paper, we describe a field programmable gate array (FPGA) implementation of the analysis and synthesis filter banks which are the fundamental components of multirate systems. The implementation utilizes parallel distributed arithmetic which enables maximum exploitation of the parallelism inherent...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.