The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A CMOS digitally programmable analogue processor used in a neural network to linearize an NTC thermistor is presented in this paper. Particularly, the work focuses on the multiplier block and presents an alternative way to increase the weight resolution without oversizing the system. A neural network designed for linearization of the NTC thermistor is tested. Two architectures (the 8-bit and the proposed...
This paper presents an enhanced digital tuning approach for RC-active direct form circuits. By introducing a combined summing/dividing network for the current that flows from resistors to virtual grounds, an accurate frequency trimming is accomplished bringing out a linear dependence on the digital input code over a wide tuning range. Simulation results of a monolithic 12-bit 1.8 V–0.18 μm CMOS second...
In this manuscript a novel current-mode technique to implement generic Piecewise-Linear (PWL) functions is presented. The main characteristic of the proposed circuits is that errors are not accumulated by adding linear segments; instead they are local, providing more robust designs. The proposed circuits are designed in a standard 0.18μm CMOS process with 1.8V power supply. Their operation is based...
This paper presents the design of an analog lock-in amplifier (LIA) using a CMOS process with a single supply voltage of 1.8V. Targeting high-resolution portable sensing applications, the circuit has been optimized in terms of power consumption (928μW) and size (0.045mm2 silicon area), while exhibiting high gain (98dB) with very low input-referred noise (<19.8nV/Hz1/2 in the range 20kHz-950kHz)...
A self-biased current buffer based on the quasi floating gate (QFG) approach to achieve class AB operation is presented in this paper. It was designed in standard 0.18μm CMOS process with 1.8V power supply. The buffer is able to copy an input current range of ±15μA with 8μA bias current. The total harmonic distortion (THD) remains below −84dB for 1 kHz frequency and maximum input current Ipp = 30pA...
We present electrochemical measurements obtained from chemical sensors that integrate conventional MOSFET devices along with SENSE/RE plates based on MIM (Metal-Insulator-Metal) structures that are all-integrated to the gate oxide of transistors using standard 0.18μm CMOS fabrication processing. Depending on the CMOS-based materials used as sensing plates for pH detection, different sensitivities...
A circuit for calibrating the output response of sensors is proposed in this paper. It is based on the Progressive Polynomial Method and is intended to be integrated, whenever possible, with the sensor itself in the same chip. The proposed circuit was designed for a specific sensor, a MIM-ISFET, which was modeled in HSpice. The calibration circuit reduces the error in the output signal due to process...
This paper presents a conditioning system for an amorphous silicon germanium (a-SiGe:H, B) microbolometer array for detection of heat sources in low-power sensing systems. It mainly consists of an amplification and switching circuit that adapts the small signal provided by the resistive microbolometer cell connected in a Wheatstone bridge to a voltage signal which can be easily read by a microcontroller...
In this paper a novel Winner-Take-All (WTA) topology is presented which shows good trade-off between resolution and resolution speed, at the cost of some increase in power consumption. The proposed WTA is compared with other current-mode WTAs found in literature based on the same operation principle. All the topologies were designed in a 0.13µm CMOS process and characterized in terms of resolution,...
A Variable Gain Amplifier (VGA) based on the Gilbert Cell is presented in this paper. A Piecewise-Linear (PWL) circuit is employed to obtain a gain variation linear in dB. The PWL block is based on multiple cascaded simple current mirrors. The VGA was designed in a 0.35μm CMOS process with 3 V supply. The circuit presents 1.7V output swing, 33 dB gain variation (from 2.7 to 35.6 dB) and a bandwidth...
This paper presents a new low-voltage pseudo-differential continuous-time CMOS transconductor for wideband applications. The proposed cell is based on a feedforward cancellation of the input common-mode signal and keeps the input common mode voltage constant, while the transconductance is easily tunable through a continuous bias voltage. Linearity is preserved during the tuning process for a moderate...
A novel envelope detector structure is proposed in this paper that overcomes the traditional trade-off required in these circuits, improving both the tracking and keeping of the signal. The method relies on holding the signal by two capacitors, discharging one when the other is in hold mode and employing the held signals to form the output. Simulation results show a saving greater than 60% of the...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.