The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In a hardware video encoder, Level C+ data reuse for motion estimation can reuse two-dimensional overlapped search window (SW) and thus is a good choice to trade off the memory bandwidth with the on-chip buffer size. However, the irregular zigzag coding order brings some other troubles to the encoder implementation. This paper mainly focuses on the special considerations for a Level C+ zigzag encoder...
Some video coding standards for interlace video is specified by ITU and ISO organization, in which Macroblock level frame/field adaptive (MBAFF) method can get the best performance. Because of many kinds of Macroblock division methods to make it time-consuming for motion estimation, and when displayed on progressive screen, MBAFF can't solve the problem such as line crawling etc. An extended video...
This demo proposes a dynamic quality-scalable H.264 video encoder that has been published in ISSCC2007 [8]. Exploiting parameterized algorithms for motion estimation and intra prediction, the proposed design can dynamically configure the encoding modes with the design trade-off between power consumption and video quality for various video applications.
To provide more vivid perception, more and more advanced features, like the 4ktimes2k resolution and the multiview functionality, are emerging for TV. For a multiview video coding (MVC) encoder, motion and disparity estimation (ME/DE) take at least half the hardware requirement. To solve these challenges, a cache-based integer ME/DE algorithm is proposed. With a cache memory as the search window buffer,...
This paper proposes a dynamic quality-scalable H.264 video encoder that comprises 470 Kgates and 13.3 Kbytes SRAM using 1P8M 0.13 mum CMOS technology. Exploiting parameterized algorithms for motion estimation and intra prediction, the proposed design can dynamically configure the encoding modes with the design trade-off between power consumption and video quality for various video encoding applications...
In hardware design of MPEG-2 to H.264 transcoder, MPEG-2 motion vector (MV) is often reused as search center to reduce the search range for H.264 motion estimation (ME) module. But MPEG-2 MV is not always accuratesearch center. The common-used comparison algorithm for motion vector predictor (MVP) is hardly implemented in hardware. In this paper, we propose a MV prediction algorithm for hardware design...
A 1080 p high profile H.264 encoder is designed by the robust reusable silicon IP methodology and fabricated in a 0.13 mum CMOS technology with an area of 10 mm2 and 242 mW at 145 MHz. Compared to the state-of-the-art design targeted at 720 p baseline, this design reduces 53.4% power and 46.7% area through parallelism enhanced throughput and cross stage sharing pipeline.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.