The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The article is devoted to development of controlling system for linear CCD based optical sensor used for achieving the research goals of quality control in aqueous environments by biotesting method. The article introduces one of the ways to realize this hardware-software complex with the description of major features and development problems.
This paper proposes a novel architecture for control systems of modular reconfigurable robots that combines centralized and decentralized approaches to achieve the best ration between efficiency, fault-tolerance and cost-efficiency.
This paper presents a new transceiver for impulse radio ultra-wideband (IR-UWB) systems. This work is related to CHIST-ERA SMARTER project (Smart Multifunctional Architecture and Technology for Energy aware wireless sensoRs) which address autonomous wireless sensors nodes. The ultra low-power transceiver consists of an on-off keying (OOK) modulator/demodulator and a pulse generator. To reduce power...
Penetration levels of solar photovoltaic (PV) generation on the electric grid have increased in recent years. In the past, most PV installations have not included grid-support functionalities. But today, standards such as the upcoming revisions to IEEE 1547 recommend grid support and anti-islanding functions-including volt-var, frequency-watt, volt-watt, frequency/voltage ride-through, and other inverter...
The aim of this paper is to present the implementation of an Embedded Real-Time Simulator (ERTS) for Modular Multilevel Converters (MMCs), using low-cost System-on-Chip (SoC) platform. In order to achieve new functionalities such as sensor-less control, monitoring, diagnostic and fault detection, the MMC plant model can be implemented along with the controller. In MMC applications, the implementation...
In recent years there has been a growing interest in Internet of Thing, Big Data and Mobile Internet. With the rapid growth of the amount of data in the embedded environment, using a traditional embedded processor is hard to satisfy the requirements of big data processing. Sorting is one of the fundamental operation in data processing and is also frequently used for search, filter, feature analysis...
This paper presents a kind of architecture design of bus based CNC system of domestic-processor based on Loongson and analyzes both the design of module structure of domestic-processor based on Loongson and the function and implementation method of MII bus based CNC main control board. These studies can solve the problem of chip of domestic NC system chip and have great significance to improve the...
The development of a network centered life has increased overall data rates in core networks. Thus, data centers face the challenge to provide always more services at higher data rates while reacting quickly to complex failures and more powerful attacks thanks to efficient network forensics. Moreover, Software-Defined Networking (SDN) becomes a standard which offers agility but also requires forensic...
Space solar array simulators (SSASs) typically use linear power stages to guarantee high dynamic performance. However, commercial SAS modular products widely used in aerospace power supply system testing require multiple modules in parallel, to improve the output power level and efficiency. This paper proposes a simple thermal design for the linear power stage of an SSAS, which combines a linear power...
FPGAs are very sensitive to their operating conditions which can induce runtime errors. To prevent timing errors, FPGA manufacturers propose static timing analysis tools to ensure that the application to be implemented in the FPGA will work correctly at the expected frequency. However, that static timing analysis is corner-based and is thus valid for a set of optimal or recommended operating conditions...
Recent technological advances allowed the word to construct several wearable products that can capture and process the human body bio-signals. The PPG signal becomes one of the most contenders in heart rate monitoring due to their prominent features, flexibility, effectiveness and low costs. This paper present a novel System of PPG Heart rate calculation based on FPGA, using the Pan and Tompkins as...
The paper presents the natural extension DTC principle of three level diode clamped voltage inverter fed induction motor. This technique is based on a simple algorithm using look-up table for a three-level inverter established from a standard two-level inverter. The control algorithm is implemented using Field Programmable Gate Arrays (FPGA) with VHDL coding.
The detection of the fundamental frequency and phase angle of the positive sequence grid voltages are utmost necessary for the proper operation of controlled active power converters, which require to operate stable and robust even during the presence of diverse power quality issues. There exist various utility grid synchronization and detection methods based on Phased-Locked Loop (PLL) techniques...
In this paper we introduce a jigsaw-puzzle model to instill an entrepreneurial mindset in students. We then use our model to craft and add innovative lab assignments to “Digital Systems”, which is a core course taken by Electrical Engineering, Computer Engineering and Computer Science students worldwide. In each lab assignment, students are provided with some components or puzzle pieces as well as...
In this paper we focus on the issues of hardware implementation of genetic algorithms (GA) in hardware. In their classic implementation, the genetic algorithms search for a global minimum or maximum of a multidimensional function called the fitness function. If the problem, i.e. the fitness function, is too complex for a brute force search, we can look for a solution based on GA. In this situation...
Underwater communication with autonomous underwater vehicles (AUVs) has strong demands on the modems caused by the constantly changing signal propagation (multi-path propagation, scattering, diffraction and refraction at thermal layers, etc.) of the underwater channel. These demands typically lead to a modem designed to match specific conditions. In this paper we present an automated model-based physical...
High level synthesis tools offered by either FPGA (Field Programmable Gate Array) vendors or from the public domain are evaluated in order to generate efficient and low complexity computational intelligence modules. This paper reports specific issues and comparative synthesis results in implementing basic modules of the FSVC classifier (Fast Support Vector Classifier) and cellular automata starting...
This paper reports on the Field-Programmable Gate Array (FPGA) real-time implementation of a vector control scheme, by means of hardware-in-the-loop simulation. This approach will be applied for a PMSM used to propel an electric scooter, preceding its integration in a more complex experimental setup. The emerging need for powerful, flexible system-on-a-chip (SoC) platforms for developing complex drive...
The transition effect ring oscillator (TERO) based true random number generator (TRNG) was proposed by Varchola and Drutarovsky in 2010. There were several stochastic models for this advanced TRNG based on ring oscillator. This paper proposed an improved TERO based TRNG and implements both on Altera Cyclone series FPGA platform and on a 0.13um CMOS ASIC process. FPGA experimental results show that...
We present a click-element-based asynchronous loop structure for control path of asynchronous micro-control unit (MCU). The loop, which has one-stage control circuit instead of cascade circuits, can be triggered by only one trigger signal and stopped by a preset number. To verify the loop structure, we design an asynchronous MCU simulated in FPGA. The experimental results show that the MCU can be...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.