The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper proposes a systematic approach to help designers to optimise a given streaming application for FPGAs using High-Level Synthesis (HLS). The proposed technique specifically addresses the two main issues in a streaming application that are determining the exact amount of loop unrolling in the HLS code to increase the throughput and finding the optimum buffers' size to prevent deadlocks. To...
Mobile traffic is growing exponentially, with video expected to reach 75% of the total network traffic by 2020. The dense deployment of small cell networks (SCN) in outdoor urban areas has been widely accepted as a solution to the capacity and coverage problems on access networks. However, backhauling the traffic to the core network is one of the major challenges faced by network operators. Millimeter...
New ultrasound imaging and therapeutic modalities may require transducer designs that are not easily facilitated by conventional design guidelines and analytical expressions. This motivates the investigation of numerical optimization methods that can include the effect of structural layers (e.g. bonding and electrodes), electrical loading, and more than one active piezoceramic layer in the design...
The paper presents the design and implementation of an integrated wireless network that support to the multiparametric geophysical monitoring network of the Campi Flegrei volcanic area. The wireless network is equipped with a tool for real-time monitoring and fault detection. The enhancement of the transmission system with respect to the previously existing one has been realized in view of the increased...
Compute-intensive GPU architectures allow the use of high-order 3D stencils for better computational accuracy. These stencils are usually compute-bound. While current state-of-the-art register allocators are satisfactory for most applications, they are unable to effectively manage register pressure for such complex high-order stencils, resulting in a sub-optimal code with a large number of register...
This paper reports vented CMUTs with wide bandwidth and high sensitivity, optimized by multi-parameter optimization method. The dominated parameters, including the radius and thickness of the flexible plate, gap height, and the size and distribution of vented holes have been individually optimized. The impedance measurements well-match the simulation results. Then the multi-parameter optimization...
New ultrasound imaging and therapeutic modalities may require complex transducer designs that are not easily facilitated by conventional design guidelines. This motivates the investigation of numerical optimization methods that can include the effect of structural layers (e.g. bonding and electrodes), electrical loading, and more than one piezoceramic layer in the design and optimization procedure...
It is well known that DRAM memory performance cannot keep pace with the performance of today's multicore compute systems. In addition to the memory bandwidth problem, there is another major challenge, namely, the power/energy challenge. DRAMs are largely contributing to the overall power consumption. Thus, there is a need for power and bandwidth optimization of the DRAM memory subsystems. Moreover,...
Current hybrid network-on-chip designs in manycore systems are agnostic to the application requirements and thus are provided for general cases. This results in high cost in the manycore systems design, wasted energy and performance. We observe that the cost of network-on-chip designs can be reduced by optimizing the application-specific traffic onto the system. This paper presents mincostflow-based...
We describe a decentralized model predictive control (DMPC) algorithm to control teams of unmanned underwater vehicles (UUVs) that simultaneously optimizes vehicle control inputs in a manner that explicitly accounts for the limitations of operating underwater, which include low bandwidth communications. Rather than treating the challenges of operating a swarm underwater, such as swarm communications...
In this work, the optimization of the analog transmit waveform for joint delay-Doppler estimation under sub-Nyquist conditions is considered. Based on the Bayesian Cramer-Rao lower bound (BCRLB), we derive an estimation theoretic design rule for the Fourier coefficients of the analog transmit signal when violating the sampling theorem at the receiver through a wide analog pre-filtering bandwidth....
We designed and optimized a high-speed, low-loss electrodes applied to photodiode array (PDA) using simulating software HFSS. Optimized and un-optimized electrodes were fabricated and tested. A 1.1dB reduce of the insertion loss at 40GHz was achieved by the optimization. Meanwhile, photodiode array implementing the optimized electrodes has a 6.6GHz higher 3dB-bandwidth comparing to the photodiode...
We present our latest advances in antenna miniaturization using dielectric resonators and design of sparse arrays for ultra-wide band applications without the need for non-linear numerical optimization. We experimentally demonstrate a dual-feed, low-profile, stacked dielectric resonator antenna for the C band with wide bandwidth and high gain, as well as a bio-inspired sparse array design for ultra-wide...
We designed and optimized a high-speed, low-loss electrodes applied to photodiode array (PDA) using simulating software HFSS. Optimized and un-optimized electrodes were fabricated and tested. A 1.1dB reduce of the insertion loss at 40GHz was achieved by the optimization. Meanwhile, photodiode array implementing the optimized electrodes has a 6.6GHz higher 3dB-bandwidth comparing to the photodiode...
HPCG and Graph500 can be regarded as the two most relevant benchmarks for high-performance computing systems. Existing supercomputer designs, however, tend to focus on floating-point peak performance, a metric less relevant for these two benchmarks, leaving resources underutilized, and resulting in little performance improvements, for these benchmarks, over time. In this work, we analyze the implementation...
Efficient execution of distributed database operators such as joining and aggregating is critical for the performance of big data analytics. With the increase of the compute speedup of modern CPUs, reducing the network communication time of these operators in large systems is becoming increasingly important, and also challenging current techniques. Significant performance improvements have been achieved...
This paper presents a low-overhead optimizer for the ubiquitous sparse matrix-vector multiplication (SpMV) kernel. Architectural diversity among different processors together with structural diversity among different sparse matrices lead to bottleneck diversity. This justifies an SpMV optimizer that is both matrix- and architecture-adaptive through runtime specialization. To this direction, we present...
Ubiquitous in-network caching is one of the important aspects of the Information-Centric Networking (ICN), which has been a hot topic of ICN research. Many works have tried to propose better caching schemes to solve the drawbacks of the default en-route scheme, but most of them are insufficient to improve performance of entire network for just considering single layer optimization factor. Also considering...
To satisfy growing computational demands of modern applications, significant enhancements have been introduced in the contemporary processor architectures with the aim to increase their attainable performance, such as increased number of cores, improved capability of memory subsystem and enhancements in the processor pipeline [1]. Therefore, the performance improvements are usually coupled with an...
The recent increase in the complexity of processor architectures imposes significant challenges when designing and optimizing the execution of real-world applications, even on general-purpose hardware. To help in this process, tools for fast and insightful visualization of architecture and application execution bottlenecks are particularly useful for computer architects and application engineers,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.