The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper reviews three main methods in reliability analysis for power systems and applies them to a micro-grid with significant clean energy penetration. The approaches used are Reliability Block Diagrams (RBD), Fault Tree Analysis (FTA) and Markov Reliability Modeling (MRM). Each method is introduced and applied to a simple system to illustrate its application procedure. Reliability parameters...
This paper presents a DC-DC buck converter with Phase-Locked Loop (PLL) to generate the constant switching frequency regardless of Process, Voltage, Temperature (PVT) variations. When the input range is from 8 V to 20 V, the proposed DC-DC buck converter with PLL is implemented to have over 90 % efficiency in heavy load current of 1.0 A. also to reduce the size of the external device while maintaining...
Today's combustion engines have low efficiency and a large amount of useful energy converts to heat as waste in different type of vehicles. Improving the dynamics of the car body, injection system, the shape of the internal engine components and manipulating the fuel compositions have had influence on fuel economy, but still less than 50% of energy in the fuel is converted to useful mechanical power...
A voltage reference with low temperature coefficient (TC), multipliable outputs and low power consumption is presented in this paper. The proposed reference circuit operating with all transistors biased in the subthreshold region, provides reference voltage of 342 mV. The outputs also can be multipliable to two or three, such as 684 and 1025 mV which is dependence on the requirement of system and...
This paper presents a carry randomization method with fractional control of a De Bruijn sequence for spurs reduction. The randomization method can be applied in a digitally controlled oscillator, flying-adder frequency synthesizer or other applications. The proposed method eliminates the large storage in conventional method that can greatly reduce the hardware cost. An example by using FPGA has been...
This paper presents a storage based randomization method for spurs reduction in digitally controlled oscillator (DCO). The storage size is very compact as compared with conventional large size. A modified linear feedback shift register is applied for random address generator. The proposed method has been demonstrated in field programmable gate array (FPGA) with a digitally controlled oscillator. The...
Scan based Design for Testability structures are highly vulnerable to unauthorized access to the internal signals of a chip. This paper proposes a secure scan based design which prevents this unauthorized access without any compromise in the testability. The proposed secure architecture employs unique keys for each test vector. These unique keys are generated by a linear feedback shift register and...
Local variations are increasingly important in new technologies. This paper presents the design of adaptive circuits based on the concept of Adaptive Body Bias Islands and a Forward and Reverse Body Bias Generator for FDSOI technology. The proposed Body Bias generator design, based on a DLL, allows a 70% area reduction compared to the DAC-based conventional design and reduces local variability by...
Fluoroscopy X-ray system uses a 32[kW] or greater X-ray generator for obtaining real-time moving images and high-resolution images. Conventional X-ray generator for fluoroscopy X-ray system needs a high-capacity AC power source more than 40[kVA] to perform both long-time low-power fluoroscopy and short-time highpower spot exposure. In this paper, we propose a hybrid type X-ray generator for fluoroscopy...
This paper presents a multi-stage balancing market under uncertainty with a rolling horizon for European Market Structures. The goal is to settle the real-time power imbalances (i.e., discrepancies between consumption and production) and alleviate congestion by adjusting the generation schedules while respecting the network and generators constraints. The power imbalances are predicted over a defined...
This paper presents a hybrid multimode Bose Chaudhuri Hocquenghem (BCH) encoder for reducing the input length of Syndrome calculation (SC) based on re-encoding approach. In previous re-encoding approaches, a conventional BCH encoder with long generator polynomials is used as a remainder operator to reduce the input length of SC. However, the input length is still large since long polynomial is used...
This paper presents results on the utilization of newly-developed 24-kV n-channel silicon carbide Insulated-Gate Bipolar Transistors (IGBTs) for Marx generator circuits. These state-of-the-art devices were evaluated in a small-scale, four-stage voltage multiplication circuit for their possible use in multi-scale power modulators. The 24 kV IGBTs had a chip area of 0.81 cm2 and were rated for 20 A...
Four identical pulsed power supplies (pulsers) produce a series of ± 2.5 kV pulses to power four deflection electrodes of the Spallation Neutron Source (SNS) Linac Low Energy Beam Transport (LEBT) beam chopping system. The pulsers are required to produce a 1MHz burst of adjustable-duration pulses with a 60 Hz burst repetition frequency and rise and fall times of less than 50 ns into a 200 pF load...
The cyclic redundancy check (CRC) is a popular error detection code (EDC) used in many digital transmission and storage protocols. Most existing digit-serial hardware CRC computation architectures are based on one of the two well-known bit-serial CRC linear feedback shift register (LFSR) architectures. In this paper, we present and investigate a generalized CRC formulation that incorporates negative...
This paper presents the design of a new threshold compensation technique for UHF Dickson rectifiers. The proposed solution addresses the efficiency reduction of previous architectures especially under large input powers. The measurements show that the proposed technique achieves very good efficiency within 10 dBm variation of the input power. Therefore, the technique is suitable for applications where...
Quantum-dot Cellular Automata (QCA) is an emerging technology for nano-scale computing. There is an ever increasing demand for reliable data transmission over telecommunication networking systems. The researchers are focusing on developing nano-devices that can detect/check errors during information communication. In this paper novel 3-bit odd- and even-parity generators and checkers using QCA nanotechnology,...
A generator modulo 3 (mod 3) is a circuit that generates a residue mod 3 from a binary vector. It is an essential circuit used to construct the encoding and checking circuitry for arithmetic error detecting codes, such as residue codes mod 3 and the 3N code, as well as some residue number system hardware. In this paper, we compare speed and area of varius VLSI implementations of 16-input generators...
In this paper the design of programmable bit-serial Reed-Solomon encoders is considered using the traditional Berlekamp multiplier. It is suggested that there are certain advantages to be gained by deriving the generator polynomial of the code using combinational logic, or equivalently using look-up tables, rather than using an iterative LFSR based approach. The use of the recently proposed Berlekamp-like...
In today's digital world, data security is most of the common issue in network security domain. The National Institute of Standards and Technology (NIST) proposes a publication of encryption standards by considering Federal Information Processing Standards (FIPS) publications. The presented paper describes AES (Advanced Encryption Standard)-128 algorithm in optimized manner. This paper produces a...
As eloquent amount of power gets dissipated over the clock network, major attention is required for the clock generation network at the design stage for achieving low power. This work proposes a low power clocking scheme based on energy recovery technique. Differential Conditional Capturing Energy Recovery (DCCER) and Single-ended Conditional Capturing Energy Recovery (SCCER) techniques have been...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.