The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
FPGAs are increasingly replacing more expensive microprocessors and ASICs in a wide variety of applications. Their performance is limited mainly by the characteristics of the routing network. This paper presents a detailed study of the influence of the parameters defining an FPGA routing network on the routing area, the critical path delay, and the channel width required to place and route benchmark...
The literature lacks of a comprehensive overview of achievable NoC link performance when key parameters are swept in the link microarchitecture and in the NoC floorplan. This paper bridges this basic gap while at the same time capturing how link performance is affected by the migration from a 65nm to a 45nm technology node. Finally, it identifies the requirements on EDA tools to keep up with the technology...
Looking for usable gateway is a process, which brings the biggest overhead, in MANET accessing Internet. For controlling the routing overhead effectively, a gateway discovery method for MANET accessing Internet based on overhead control, which is according to the similar between ant searching path and mobile node searching gateway, is proposed in this paper. By simulating the pheromone's update process...
Abstract: According to the mobility support characteristics and demands in the Identifier/Locator separation mapping network and aiming at the switching delay problem in the existing mobile switching technology, a seamless switching method based on reverse routing redirection is proposed in this paper. This method consists of the mobility detection, mapping information update and flow deflection,...
This paper presents a novel energy-efficient pulse switching protocol for ultra light-weight wireless network applications. The key idea is to abstract a single pulse, as opposed to multi-bit packets, as the information exchange mechanism. Pulse switching is shown to be sufficient for event and target tracking applications with binary sensing. Target tracking with conventional packet transport can...
Cryptographic devices are vulnerable to Differential Power Attacks (DPA). To resist these attacks, the Wave Dynamic Differential Logic (WDDL) has been proposed. However, the limitation of this technique is that it requires balanced routing of the dual rail interconnect between gates, to obtain equal propagation delays and power consumption on differential signals. This paper addresses the problem...
In this paper we show data plane restoration measurements for restoration under backbone link failures for a large network with IP/MPLS OSPF routing and also for the same backbone with Traffic Engineering (TE) and Fast Reroute (FRR) deployed. Our study is unique as we analyzed a significant quantity of measurements obtained from a production network over a 14-month period encompassing many link failures...
Reducing energy consumption in the Internet has become an increasingly important goal recently. Previous work on reducing energy consumption has primarily looked at either changing link rates or putting interfaces to sleep. Due to the unpredictable nature of traffic, the energy savings achieved have been modest, do not scale, and incur losses and delay. This paper proposes a different approach to...
Mobile Ad hoc network is a multihop and provisional automous networks without support of infrastructure, which is composed of a group of mobile nodes with wireless transceiver. Based on MAODV, the paper proposes NMP-MAODV multicast routing protocol for the link disconnection problem caused by node moving so that the node is out of its upstream node's signal range. The protocol improves the packet...
In multi-hop cognitive radio networks (CRNs), there can be dramatic increase in end-to-end delay when a traffic flow switches between a number of channels along its path. We propose a new Maximum Flow-Segment (MFS) based scheme to channel assignment in CRN by minimizing the number of times the channel is switched along a flow. Our MFS based scheme has been efficiently integrated into the AODV on-demand...
This paper addresses the communication modelling and synthesis problem for applications implemented on networks-on-chip. Due to the communication complexity of such systems it is difficult to estimate the communication delay. On the other hand, guaranteeing the timing constraints without detailed know-how about the communication is impossible. In this work we propose a communication modelling and...
Networks-on-chip have a relative area and delay overhead compared to buses. These can be improved in application specific systems where heterogeneous communication infrastructures provide high bandwidth in a localized fashion and reduce underutilized resources. However, for general purpose architectures, design time techniques are not efficient. One approach for improving area and/or performance of...
The Wave Dynamic Differential Logic (WDDL) is considered as a relevant hardware countermeasure to increase the robustness of cryptographic devices against Differential Power Attacks (DPA). However, to guarantee its effectiveness, the routing in both the direct and complementary paths must be balanced, to obtain equal propagation delays and power consumption on differential signals.
At exceedingly high integration nodes and high signal transition frequencies, signal integrity (SI) is a major design concern. The main culprits are parasitics, capacitive and inductive, inherent in the circuit elements and interconnect. The Semi-Random Net Reordering (SRNR) technique concentrates on reducing the fundamental contributors to capacitive and inductive coupling in interconnect at the...
Processor allocation in todays many core MPSoCs is a challenging task, especially since the order and requirements of incoming applications are unknown during design stage. To improve network performance, balance the workload across processing cores, or mitigate the effect of hot processing elements in thermal management methodologies, task migration is a method which has attracted much attention...
Number portability provides users the capability to keep their telephone numbers as they moves to another provider. Number portability technology involves complicated architecture between different providers. From a routing perspective, and in order to simplify the model, we consider that the traversal of a call to a ported number may involve three different networks: the Originating Network, the...
In this paper, we propose a high-speed packet transmission mechanism using source switching label information. In the proposed mechanism, switches within core network can simply switch packets to next port using source switching label information since ingress nodes transmit packets inserting the end-to-end path information in label header. Unlike MPLS (Multiprotocol Label Switching), it is unnecessary...
The IEEE 802.11s standard is designed to support multi-hop mesh networking between WLAN devices. It features the HWMP (Hybrid Wireless Mesh Protocol) as its default path selection protocol which combines the proactive tree building mode and the on-demand path selection mode. The proactive mode can periodically maintain the lowest link cost route to the root node, but poses the path instability problem,...
In a sensor network there are many paths between a source and a destination. An efficient method to explore and navigate in the `path space' can help many important routing primitives, in particular, multipath routing and resilient routing (when nodes or links can fail unexpectedly) as considered in this paper. Both problems are challenging for a general graph setting, especially if each node cannot...
Most of the power consumption and chip area in FPGAs mainly depend on the routing properties such as the architecture, interconnects, and resources. Many researches have been conducted on routing resources to reduce the power and area, but rarely the impact of wire segmentation structure, as a part of routing resource, have been studied in details. In this paper based on extensive simulations, we...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.