The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Sub-Nyquist sampling based on Modulated Wideband Converter (MWC) as an innovative low rate sampling theory for sparse wideband signals draws much attention from researchers. However, the research in terms of implementation for this theory is far from satisfactory. In this paper, we present an implementation scheme for complete MWC sub-Nyquist sampling system. The proposed sampling system consists...
From the point of view of system development, this paper introduces a FPGA based parallel AD acquisition board and its implementation process. The board uses 24-bit 8 channels of TI to synchronize the sampling chip ADS1278 to synchronize the input signals of the 8 input signals. FPGA uses Altera's EP2AGX45F572, Nios II processor running on it as the core of data processing. Communication between CY7C68013...
Computer-generated holograms (CGHs) are core technology in electroholography systems; however, heavy and enormous calculations are required for calculating CGH. We have developed algorithms for decreasing the computational cost in CGH. We introduce three of our works for the rapid calculation of CGHs and compare the results.
This article presents an improvement unvoiced replacement technique based on real time processing using Field Programmable Gate Array (FPGA) board. The Virtex-II Pro board which consists of XC2VP30 chip as central processor unit is used in this research. The XC2VP30 chip consists of 30,816 logic cells and also it can operate with external memory for parallel buffers where sampling data are stored...
There is a huge discrepancy between off-the-shelf (COTS) hardware architectures and requirements for embedded industrial applications. Industrial systems are getting more complex by the day, and an interaction of highly diverse components within these systems is unavoidable. An implementation of such systems on COTS hardware is challenging. Platforms based on single-core CPUs is becoming limited,...
A problem of porting of parallel applications from one reconfigurable computer system to another is considered in the paper. The reconfigurable computer systems can have different soft-architectures and different configurations, which are used for implementation of the application. A new method of porting of parallel applications, which allows estimation of possibility of porting from an initial soft-architecture...
This paper describes the design and implementation of programmable AXI bus Interface modules in Verilog Hardware Description Language (HDL) and implementation in Xilinx Spartan 3E FPGA. All the interface modules are reconfigurable with the data size, burst type, number of transfers in a burst. Multiple masters can communicate with different slave memory locations concurrently. An arbiter controls...
SRAM based FPGAs that are based on a nanometer technology with denser integration schemes are used most widely now-a-days. When the radiation in the environment strikes any one of the configuration frames, it would seriously affect the functionality of the SRAM based FPGA which leads to Multiple Bit Upsets (MBUs). These MBUs affect a larger number of configuration frames in SRAM based FPGA. So in...
Physically Unclonable functions (PUFs) is a new type of authenticating a device or chip such that it provides security with the inherent manufacturing variations. The purpose of this project is to implement a delay based Physical Unclonable Function (PUF) device on FPGA and test its performance. The implementation of the PUF logic is done using combinatorial logic. Here in this project, we implemented...
Serial communication for transmission of data between the systems is predominantly used in avionics for decades due to its simplicity and low cost. This paper presents the design and implementation of ethernet based analyzer for analyzing dual speed avionics serial protocol. The analyzer performs analysis on each data packet with time stamping. It evaluates the detailed information about the received...
This live demonstration features a vision chip based on a neighborhood level parallel processing paradigm. Processors are physically embedded within groups of pixels, complete with memory and algorithmic capabilities controlled by a custom instruction set. This results in a scalable resolution, parallel processing vision chip with flexible programmability that can perform a wide variety of image and...
Apache Spark has become one of the most popular engines for big data processing. Spark provides a platform-independent, high-abstraction programming paradigm for large-scale data processing by leveraging the Java frame-work. Though it provides software portability across various machines, Java also limits the performance of distributed environments, such as Spark. While it may be unrealistic to rewrite...
We propose a novel FPGA-accelerated BWA-MEM implementation, a popular tool for genomic data mapping. The performance and power-efficiency of the FPGA implementation on the single Xilinx Virtex-7 Alpha Data add-in card is compared against a software-only baseline system. By offloading the Seed Extension phase onto the FPGA, a two-fold speedup in overall application-level performance is achieved and...
PUF is a security primitive that exploits the fact that no two ICs are exactly the same. To verify a new PUF design, several metrics including uniqueness, reliability, and randomness must be evaluated, which requires various resources and a long set-up time. In this live demonstration, we have developed an automatically evaluation platform for the PUF design. To the authors' best knowledge, this is...
Modern computer systems are exceedingly complex, and increasingly so. This makes it challenging for students with no background in computer systems to climb the mountain of 40 years of design, particularly within a constrained teaching timetable. Through the medium of FPGAs, we have designed an 8-week course to take students from basic digital electronics through to processor design, modern software...
Provides an abstract for each of the tutorial presentations and a brief professional biography of each presenter. The complete presentations were not made available for publication as part of the conference proceedings.
Electromagnetic radiation of PC contains video information, and the image can be reconstructed. It is well known after the Van Eck's paper. The video cable used to connect the display with the graphics controller turned out to be the primary source of the leaking signal. For digital video interface, not all kinds of color images can be intercepted and reconstructed. Firstly we analyzed which color...
FPGAs have grown considerably in the past years. In the meantime it is possible to implement several soft-core processors in one FPGA. This enables considerable parallelism for the developer. Unfortunately, most application code is still available in sequential form. Thus, in this contribution we present a tool that enables the automated transformation of an application into a streaming pipeline using...
Accurate and simple assessment frameworks are of essential need in technical higher education. Although accurate results in most cases demand complicated setups, good compromises can lead to the desired assessment with simplicity. In this paper, we propose a unified framework for the assessment of student outcomes based on senior design experiences of undergraduate computer engineering students. Senior...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.