The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
As an emerging technology, software defined networking (SDN) allows flexible control of network devices and supports user applications with guaranteed quality of service (QoS). To achieve flow transmission between two non-adjacent switches in SDN, efficient routing algorithm should be designed. In this paper, we jointly consider route selection and flow allocation problem. To stress the service sensitivity...
We propose an asynchronous, decentralized algorithm for consensus optimization. The algorithm runs over a network of agents, where the agents perform local computation and communicate with neighbors. We design the algorithm so that the agents can compute and communicate independently at different times and for different durations. This reduces the waiting time for the slowest agent or longest communication...
Passive optical network (PON) has become the vital technology for the next generation access networks. The advancement of optical technology extends the span of the PON from 20 to 100 km. Such an extended PON is known as Long-Reach PON (LR-PON). But the data transmission in the existing LR-PONs suffer from longer propagation delays between the optical line terminal (OLT) and optical network units...
Performance comparison of various Packet Scheduling (PS) algorithms such as Proportional Fair (PF), Maximum Largest Weighted Delay First (MLWDF) and Exponential/Proportional Fair (EXP/PF) has been studied in HetNets environment. The performance indicators such as throughput, Packet Loss Ratio (PLR), delay and fairness are considered to judge the performance of the scheduling algorithms. Various strategies...
Recent years, with the emerging technology of cloud computing, the powerful computing and storage capability of cloud computing injects new vitality into wireless sensor networks (WSNs) and motivates a series of new applications. However, the data delivery from WSNs to Cloud becomes a bottleneck because of the poor communication ability of WSNs, especially for delay-sensitive applications, which limits...
Wireless networks are required to guarantee the Quality of Service (QoS), including throughput, fairness, delay, etc. IEEE802.11 MAC protocol employs a typical backoff mechanism, Binary Exponential Backoff (BEB) algorithm, to avoid collisions when multiple users try to access the shared wireless channel. Many works on QoS guaranteeing point out that the BEB algorithm introduces the unfairness and...
Now a day's cloud computing is used in many areas like industry, military colleges etc to storing huge amount of data. We can retrieve data from cloud on request of user. To store data on cloud we have to face many issues. To provide the solution to these issues there are n number of ways. Cryptography and steganography techniques are more popular now a day's for data security. Use of a single algorithm...
Network bandwidth and server capacity are gradually becoming overloaded due to high demand and rapid evolution of high quality multimedia services over the Internet. Internet Protocol Television (IPTV) is among the multimedia services that demand more of network and server resources, especially with the emergence of Mobile IPTV. It is imperative for service providers to maintain good quality management...
Nowadays some High Level Synthesis (HLS) tools are introduced which are able to generate Hardware Description Language (HDL) codes from high level floating point arithmetic expressions for implementation on FPGAs. Before this conversion, changing the form of high level expressions usually leads to significant improvements in the final implementation in terms of accuracy, resource usage and latency...
A novel automated design space exploration (DSE) approach of multi-cycle transient fault detectable datapath based on multi-objective user constraints (power and delay) during high level synthesis (HLS) is presented in this paper. To the best of the authors' knowledge, this is the first work in the literature to solve this problem. The presented approach, driven by bacterial foraging optimization...
With the development of technology, interconnect delay has become a key factor in VLSI. Buffer insertion is an effective technique for reducing interconnect delay. This paper presents an advanced algorithm for finding the optimal buffer insertion solution. The advanced algorithm can further improve O(mn) time algorithm for optimal buffer insertion, in which m is the number of sinks and n is the number...
Fault security indicates ability to provide error detection or fetching the correct output. Generation (design space exploration (DSE)) of an optimal fault secured datapath structure based on user power-delay budget during high level synthesis (HLS) in the context k-cycle transient fault is considered an intractable problem. This is due to the fact that for every type of candidate design solution...
Power conservation is a critical issue in wireless networks as the mobile devices are battery constrained and therefore researchers have been constantly working for saving power by following standard Type I, II and III sleep scheduling algorithms. In this paper we have proposed a new improved algorithm of Traffic Dependent Power Conservation, which proactively divides the MSSs(Mobile Subscriber Stations)...
The most important control objective in a control system analysis is to design an optimal controller for the known process model. In the present analysis, various PID controllers based on different tuning methods have been designed for a selected Second Order plus Dead Time model. Also different algorithms of PID controllers such as parallel, parallel with derivative filter, series, series with derivative...
Wireless sensor and actor networks require efficient coordination mechanisms to perform reliable actions in the physical world. In this paper, an energy and delay aware three-level coordination mechanism is proposed for wireless sensor and actor networks using twolevel hierarchical k-hop clustering algorithm. An optimal number of actors are calculated based on the network area and number of sensors...
Recent expansion of the computer networks has opened a possibility of explosive spread of computer viruses. Viral spreads that attack the end user or the nodes and hence the traffic on the network increases by self duplication and perpetuation. The net effect is, increase of senseless throughput spiraling, multiplication of load, and increased delay, leading to severe congestion and crash. Thus there...
Filtering being one of the most important modules in signal processing paradigm, this paper presents an FPGA implementation of various window-functions using CORDIC algorithm to minimize area-delay product. The existing window-architecture uses a linear CORDIC processor in series with circular CORDIC processor, that results in a long pipeline. Firstly, we replace the linear CORDIC with multiple optimized...
Wireless sensor networks (WSNs) are gaining more interest in variety of applications. Of their different characteristics and challenges, network lifetime and efficiency are the most considered issues in WSN-based systems. The scarcest WSN's resource is energy, and one of the most energy-expensive operations is route discovery and data transmission. This paper presents a novel design of a cooperative...
Traditional Medium Access Control (MAC) algorithms for Distributed Co-ordination Function (DCF) in IEEE 802.11 extend window ranges after each packet collision in the next stage. As these window ranges intersect with window ranges of other stages, the system is collision prone. This paper proposes a class of collision resolution schemes for 802.11 contention window control with multistep distribution...
Retiming is a transformation which can be applied to Digital Signal Processing Blocks that can increase the clock frequency. Folding in retiming can also reduce the resource utilization and power consumption. This transformation requires computation of critical path and shortest path at various stages. In this particular work, a FPGA based path finder is designed to compute critical path and shortest...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.