The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The design of clock distribution networks in synchronous digital systems presents great challenges. In other words, controlling the clock signal delay in the presence of process parameter variations is a major problem in the design of high-speed synchronous circuits. In this paper, an efficient algorithm is presented to improve the tolerance of a clock distribution network against process variation...
The clock is a periodic synchronization signal used as a time reference for data transfers in synchronous digital systems. However, the clock skew constrains the improvement of clock frequencies and affects the reliability of systems. One skew reduction technique is the use of clock deskew circuits. They can be classified into two methods: delay-locked loop (DLL) deskewing and synchronous mirror delay...
In order to guarantee proper junction of a system, a correct clock signal must be distributed. This paper proposes two methods for distributing the clock signal that take account of crosstalk noises generated on the clock signal line, which are applicable to conventional synchronous digital systems. For the clock signal of a pulse type, we propose a multiple clock pulse method that has the tolerance...
Frequency modulation (FM) techniques have been used to reduce EMI of synchronous digital systems working in the range of hundreds of MHz. The working principle consists of modulating the clock frequency in order to spread the energy of each single harmonic into a certain frequency band, thus reducing the peak amplitude of EMI at the harmonics frequencies. Nowadays the switching frequency of power...
The clock distribution and generation circuitry forms a critical component of current synchronous digital systems and is known to consume at least a quarter of the power budget of existing microprocessors. We propose and validate a high level model for evaluating the energy dissipation of the clock generation and distribution circuitry, including both the dynamic and leakage power components. The...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.