The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Arbiter is the core element in shared-resources systems such as in network-on-chip (NoC), conventional interconnection buses and computer network switch schedulers. Arbiters are located in the critical path delay (CPD) of these systems, that necessitates fast and fair arbitration. This paper proposes two gate-level arbiter architectures. The first arbiter is an improved ping-pong arbiter (IPPA) that...
Network-on-Chip (NoC) is a popular communication and interconnection structure for multi or many-core system-on-chip (SoC). It mainly consists of routers, network interfaces and communication links. It typically utilizes virtual channels (VCs) to improve wormhole routing among the SoC cores by enabling multiple packet flits to share NoC communication links. DAMQ (Dynamically Allocation Multi Queues)...
Network-on-Chip (NoC) performance is directly influenced by latency of routers and throughput obtained in some specific topologies. The arbitration inside routers plays an important role in the whole system performance. The size of the arbiters is affected by the node degree and number of virtual channels of the routers. In the literature most of arbiter designs were targeting VLSI, but the mapping...
Soc is a technology that integrates heterogeneous system components such as microprocessors, memory logic and DSP's into a single chip. The overall performance of SoC design depends on efficient on-chip communication architectures. Efficient interconnection architecture is necessary interprocessor communication, communication between processors and peripherals and between processor and memory. The...
Soc is a technology that integrates heterogeneous system components such as microprocessors, memory logic and DSP's into a single chip. The overall performance of SoC design depends on efficient on-chip communication architectures. Efficient interconnection architecture is necessary interprocessor communication, communication between processors and peripherals and between processor and memory. The...
Round robin arbiter and matrix arbiter mechanism are widely used in Network-on-chips. These two mechanisms are implemented in this paper. The performances in 2D-mesh topology are tested in a FPGA platform. The resource consumption and throughput between Round-robin arbiter and Matrix-arbiter are compared. Through the experiment result, we found that the Matrix-arbiter has higher throughput than the...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.