The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a new residue number system (RNS) to binary converter for the novel four-moduli set {2n/2 -1, 2n/2 +1, 2n +1, 22n+1 -1} for even n, based on new Chinese remainder theorem 1 (New CRT-I). Due to the simple multiplicative inverses of the proposed moduli set, it can considerably reduce the complexity of the RNS to binary converter. The presented converter architecture is adder-based,...
This paper proposed small signal models of digital VRMs. At first, the ADC's conversion delay and digital compensator's calculation delay are neglected. The focus is placed on the small signal model of the current sampling and the DPWM unit. It is shown that even with a ??fast?? controller, the current sampling and DPWM will still introduce some delay to the loop. Then the conversion and calculation...
In this paper, we introduce two new 4-moduli sets {2n-1, 2n, 2n+1, 22n+1-1} and {2n-1, 2n+1, 22n, 22n+1} for developing efficient large dynamic range (DR) residue number systems (RNS). These moduli sets consist of simple and well-formed moduli which can result in efficient implementation of the reverse converter as well as internal RNS arithmetic circuits. The moduli set {2n-1, 2n, 2n+1, 22n+1-1}...
The residue number system (RNS) is a non-weighted number system which can result in high-speed and low-power implementation of digital signal processing (DSP) computation algorithms. In this paper, an efficient design of the reverse converter for the new three-moduli set {2n-1, 2n, 22n-1-1} is presented. The reverse converter is achieved by an adder-based implementation of mixed-radix conversion (MRC)...
Two new RNS to Binary converters for the moduli set {2k, 2k-1, 2k-1-1} are presented. These proposed converters, one based on Chinese Remainder theorem and another based on Mixed radix Conversion are evaluated regarding hardware requirement and conversion delay and compared with other residue to binary converters proposed in literature for this moduli set as well as the moduli sets {2n-1, 2n, 2n+1}...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.