The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Cloud computing software systems are customizable using various configurations based on users needs. Performance of such software systems vary depending on selected configurations and interaction among these configurations. Most of the users of a software system, that consists of several hundreds of configurations, use only very few configurations that are common. Failure of such important or common...
This paper presents performance and reliability evaluation of deterministic and adaptive fault-tolerant routing algorithms used in Network-on-Chip (NoC) designs. The investigated methods have a multi-level fault-tolerance capability and therefore can be separately evaluated. To illustrate the effectiveness of these methods, we conduct appropriate simulations on different applications for performance...
Compared with hardware-based methods, software-based methods which need not additional hardware costs are regarded as efficient methods to tolerate soft errors. Software-based methods which are implemented by software protection have performance sacrifice. This paper proposes a new configurable approach whose purpose is to balance system reliability and performance, to tolerate soft errors via partial...
This paper presents an approach to system-level optimization of error detection implementation in the context of fault-tolerant real-time distributed embedded systems used for safety-critical applications. An application is modeled as a set of processes communicating by messages. Processes are mapped on computation nodes connected to the communication infrastructure. To provide resiliency against...
FPGAs are applicable to implementation of fault tolerant systems due to their reconfigurability. Such fault tolerant systems can be classified according to recovering methods: fail-soft and standby-redundant systems. In this work, we propose a probabilistic model for both FPGA-based fault tolerant systems, and analyze the reliability and performance of the systems. Analytical results show that there...
As technology scales, fault tolerance is becoming a key concern in on-chip communication. In this paper we present a methodology to design fault-tolerant routing algorithms for regular direct interconnection networks. It supports fully adaptive routing, does not degrade performance in the absence of faults, and supports a reasonably large number of faults without significantly degrading performance...
In this paper we propose a set of different configurations of failure recovery schemes, developed for network-on-chip (NoC) based systems. These configurations exploit the fact that communication in NoCs tends to be partitioned and eventually localized. The failure recovery approach is based on checkpoint and rollback and is aimed towards fast recovery from system or application level failures. The...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.