The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Power, area, timing these three characteristics are very important in the design of low power VLSI systems, especially in the multimedia applications and portable devices like hearing aids, mobiles, personal digital assistants are running with battery. In the early complex designs, to achieve power, and area, we had a conventional codec design has become a major problem in the portable devices consumes...
Conventional binary-weighted current-steering DACs are generally operated with current groups where each group is binary-weighted and formed with predetermined members of a unit current-source array. This paper proposes a random rotation-based binary-weighted selection (RRBS) that efficiently performs dynamic-element matching (DEM) by randomly rotating the sequence of these units to form new binary-weighted...
SOC designs for consumer electronics often evolve generation by generation in a very short time. Besides the needs for merging more functionality, more and more enhancements are for the purpose of interface upgrading for new standards and better or faster signal processing hardware engines for video/audio encoding and decoding. Physical designs for these kinds of enhanced chips can reuse large potions...
In this paper, we present a new technique to improve the reliability of H-tree SRAM memories. This technique deals with the SRAM power-bus monitoring by using built-in current sensor (BICS) circuits that detect abnormal current dissipation in the memory power-bus. This abnormal current is the result of a single-event upset (SEU) in the memory and it is generated during the inversion of the state of...
Correlative minimum shift keying (MSK), a second order polynomial modulation scheme known as tamed frequency modulation (TFM), is a constant envelope type of modulation with a perfect peak to average power ratio (PAPR), besides the property of low out of band power. We apply the linearized TFM to the single carrier transmission with frequency domain equalization (SC/FDE) concept. We then obtain a...
Multiplication is central in the implementation of Fermat number transforms (FNT) and other residue number algorithms. There is need for a good multiplication algorithm which can be realized easily on a VLSI chip. In this paper, the Leibowitz multiplier [1] is modified to realize multiplication in the ring of integers modulo a Fermat number. The advantage of this new algorithm over Leibowitz's algorithm...
During the design of a VLSI microprocessor a control unit concept was developped showing a high degree of regularity and successful application of automatic generation.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.