The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The objective of this paper is to analyze the replacement of conventional air conditioner for air conditioner driven by frequency converter in a Consumer Unit (CU) used for public service activities, which carries in addition to increased energy efficiency, positive impact on invoice for electric power of CU. However, when observing the effects of the use of the frequency converter on the electric...
In this paper, an energy efficient adaptive modulation scheme is proposed for a wireless cognitive radio ad hoc network, where each node is equipped with cognitive radio and the network is an OFDMA system operating on time slots. In each slot, the users with new traffic demand will sense the spectrum and locate the available subcarrier set. Then they choose subcarriers with favorable channel condition...
A delay-locked loop of multi-band selector with wide-locking range and low power dissipation is presented. The architecture of the proposed delay-locked loop consists of phase frequency detector, charge pump, band selector, multi-control delay line, and start-up circuit. The multi-band selector is used to extend operation frequency of delay-locked loop by switching the multi-control delay line. The...
In this paper, a CMOS analog-to-digital converter (ADC) for Ultra Wide Band (UWB) applications with a 6-bit 1GSPS at 1.8 V is described. The architecture of the proposed ADC is based on a fully folded ADC using resistive interpolation technique for low power consumption. To reduce the power consumption, a folder reduction technique to decrease the number of folding blocks (NFB) is proposed. Further,...
In this paper the performance of the ESPAR (electronically steerable passive array radiator) antenna in suppressing both the co-channel and inter-symbol interferences is compared with the conventional circular and linear arrays. For this purpose, the STAP (space-time adaptive processing) is implemented in both arrays with equal elements. Simulation results show that when the pattern of the ESPAR antenna...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.