The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a new method of generating white Gaussian noise sequence in a single clock is proposed. To obtain the high throughput, we use an optimized implementation structure of the m-sequence on FPGA, and the mapping between uniform distribution and Gaussian distribution is realized based on non-uniform partition quantization method. The Gaussian sequence is filtered by FIR filter to meet the...
The need for efficient Finite Impulse Response (FIR) filters in high-speed applications targets Field Programmable Gate Arrays (FPGAs) as an effective and flexible platform for digital implementation. Although FIR filter offer advantages like linear phase characteristic, no feedback loops and good system stability, its convolution nature poises a challenge in parallelization due to data dependency...
Bio-inspired electronic arrays (BIEAs) are circuits that consist of electronic cells. Their self-repairing ability results in high reliability, which brings them many potential demands in aviation field. Recent developments on self-organization and self-repairing methods of BIEA have led to a demand for fault detection as it is the premise of self-repairing. However, the conventional fault detection...
This paper presents the implementation of the novel FIR filter with the filter architecture using shift and add multiplier. The designed is compared to the previous novel FIR designs such as Direct form and previous shift add architecture in Direct form and Transposed form. The design is done on the Transposed structure form of FIR as it is desirable in low power applications. The filters are optimized...
In this paper step by step procedure for the construction of a high speed FIR filter is developed based on the concept of Vedic mathematics as well as modified Booth Wallace technique. MAC units made with both these techniques give comparative results. The objective of this paper is to find the better technique suited to the application of MAC as a filter.
The paper presents the design and implementation of a high speed digital Finite Impulse Response (FIR) filter using unfolding transformation technique. FIR Filter has widespread applications in signal processing such as image processing, biomedical signal processing, high speed communication systems, noise elimination and many more. The speed of FIR filter can be improved with high speed vedic multiplier...
EEG signals are neuroelectric signals which helps in analyzing the brain state of the Human being. Extracting Features of EEG signal in real time is the most challenging task because of its high variability and complexity. In this paper we have used FPGA (Virtex-5) for extracting the features in real time for Brain Computer Interface applications. Nowadays, Brain Computer Interface (BCI) plays a major...
The aim of this work is to design a FPGA based higher order FIR filter using Equiripple Method with the help of FDATool and Xilinx System Generator[1-2]. This paper presents the implementation process of FIR filter in FPGA platform. A Low-pass higher order (order 90) FIR filter using Equiripple Method is presented here. The co-efficient and structure of this FIR filter is determined using FDATool...
The study deals with a hardware and software implementation of a system for measurement of complex electric signals by quadrature sampling method with filtering using Altera cyclone III FPGA. Ther FIR filters are computed by weighting method with window functions.
The complexity of narrow transition band FIR filters is high and can be reduced by using frequency-response masking (FRM) techniques. These techniques use a combination of periodic model filters and, possibly periodic, masking filters. Time-multiplexing is in general beneficial since only rarely does the technology bound maximum obtainable clock frequency and the application determined required sample...
Over the last years, much effort has been made toward developing computerized methods to detect seizures in patients by scientists. This paper is to present a Field Programmable Gate Array (FPGA)-based Fir Filter Design for Biomedical signal processing. The Electroencephalography (EEG) has been the most dependable tool used for biomedical signal processing. The digital filter is used to filter discrete...
The generation of complex signal sources is important for test and validation of electronic systems. With reference to noise sources, commercial systems only provide white noise sources while the scientific literature only recently proposed circuits that generate programmable colored noise. This paper proposes a programmable colored noise generator that, while generating noise signals with features...
The Distributed Arithmetic (DA) algorithm is extensively used for FIR filter implementation based on FPGA technology compared with the earlier used MAC (Multiply and Accumulate) architectures. DA has the feature of bit-parallel data processing which makes it faster in speed and it also provide an efficient architecture in terms of power consumption and size of the system. In this brief, an architecture...
An efficient and optimized Distributed Arithmetic (DA)-based method for high-speed reconfigurable design and implementation of Finite Impulse Response (FIR) filters whose filter coefficients change during execution time is proposed in the paper. Normally, the Look up Tables (LUTs) is required to be implemented in RAM for DA-based implementation of reconfigurable FIR Filter. A Dual Port Distributed...
In digital signal processing area, Field Programmable Gate Array (FPGA) is becoming the ideal platform of Finite Impulse Response (FIR) filter design with its excellent features. However, traditional development method is difficult and costs a lot of manpower and time. In this paper, we accomplish the FIR digital filter design with high-level synthesis method, using VIVADO HLS, DSP Builder and LabVIEW...
It has been shown in previous works that non-uniform sampling and processing is a better scheme than the uniform sampling to sample and process low activity signals. Non-uniform sampling technique generates fewer samples, which means less data to process and lower power consumption. Furthermore, asynchronous logic is known to be data-driven. It proves to be more adapted to the non-uniform sampling...
Field programmable gate array (FPGA) is widely used for efficient hardware realization of digital signal processing (DSP) circuits and systems. Finite impulse response (FIR) filter is the core of any DSP and communication systems. To improve the performance of FIR filter, an efficient multiplier is required. Wallace tree and Vedic multipliers are used in this paper for the implementation of sequential...
In this paper, FPGA realization of MUX based multiplier and odd multiple scheme architectures are proposed for FIR filter and discussed in terms of complexity. In digital filter implementation, the multiplier usage is avoided by using MUX based multiplier and Look Up Table (LUT) based multiplier. These multipliers are used for constructing direct form FIR filters with signed number representation...
A SDR (software defined radio) channel model is put forward in the paper. It is shown that the model will be a multiple FIR filters bank for different frequency bands. Base on the model, a distributed algorithm is deduced by the formula which is suitable for FPGA to achieve the multiple FIR filters bank. At last, the block diagram for FPGA to realized the distributed algorithm is presented which can...
Reconfigurable computing for DSP remains an active area of research as the need for integration with more traditional DSP technologies become apparent. Traditionally, most of the work in the field of reconfigurable computing was focused on fine-grained FPGA devices. Over the years, the focus was shifted from bit level granularity to a more coarse grained composition. In this paper, we present the...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.