The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
FPGA-CF is an open-source, portable, extensible communications package that consists of a small hardware core (less than 600 slices) and and a host-software library/API. It enables a host PC to transmit data at 120 Mb/s to Xilinx-based FPGA boards via Ethernet using standard internet protocols. The hardware core is directly connected to the Xilinx internal configuration port (ICAP) and supports all...
Memory efficiency with compact data structures for Internet Protocol (IP) lookup has recently regained much interest in the research community. In this paper, we revisit the classic trie-based approach for solving the longest prefix matching (LPM) problem used in IP lookup. In particular, we target our solutions for a class of large and sparsely-distributed routing tables, such as those potentially...
This paper describes a design of network remote control based on Ethernet controller RTL8019AS and FPGA chip EP3C25Q240C8N. It's through the Altera NIOS II soft-core processor and a simplified TCP/IP protocol LWIP to complete the Ethernet Communication Protocol, and FPGA can configure and control RTL8019AS. Then the information can be communication between FPGA and PC, in order to achieve network...
With the growing diversity of malware, researchers must be able to quickly collect many representative samples for study. This is commonly achieved by harvesting the malware from honeypots: Insecure systems presenting a wide attack surface to the public Internet, aiming to attract attackers. However, software-based honeypots have both performance issues in light of 10+ Gb/s networks, as well as difficulties...
This paper presents the IP net telephony system using computer network, and proposes the design proposal based on FPGA telephone terminal. The hardware circuit of IP telephone terminal is designed using FPGA device EP1C3T144C8. In order to control the telephone terminal, the system uses a FPGA chip inserting the 51IP core with TCP/IP protocol. The system uses speed compression algorithm on ADPCM to...
As FPGAs become larger and more powerful, they are increasingly used as accelerator devices for compute-intensive functions. Input/Output (I/O) speeds can become a bottleneck and directly affect the performance of a reconfigurable accelerator since the chip will idle when there are no data available. While PCI Express represents the currently fastest and most expensive solution to connect a FPGA to...
The thesis designed an SOPC system with network interface. With the basis that LWIP was ported onto the SOPC system, a file format was developed for directly reconstructing the system. The hardware and software system of the SOPC system was upgraded and refreshed through TCP/IP. The thesis implemented the online reconstructable SOPC system based on TCP/IP.
This paper presents a proposal of a Gigabit UDP/IP network stack in FPGA, which is the stack of the widely used in VoIP and Video-conference applications. This network node implements the Network, Transport and Link Layer of a traditional stack. This architecture is integrated and developed using Xilinx ISE tool and synthesized to a Spartan-3E FPGA. We show architecture details, timing and area results...
An instance of measuring node of service life measuring and control system of household appliances using FPGA and nRF2401 is present. FPGA is the core of the system which is embedded with E-MAC IP core to realize the remote monitor system replying on the TCP/IP communication protocol, and nRF2401 is wireless periphery that realizes the wireless data acquisition. How to design and implement the hardware...
The development of a new tri-modality preclinical Computed Tomography apparatus (??CT), Single Photon Emission Computed Tomography apparatus (??SPECT) and Positron Emission Tomography apparatus (??PET) dedicated to small animal imaging tomography is underway in the group ImaBIO at the Institut Pluridisciplinaire Hubert Curien. The ??CT and ??SPECT scanners are working quite fine and now used by biologists...
A design of the various control devices with a DMX512 protocol is widely used in many areas, such as decorative lighting for both inside and outside of the building, or stage lighting and equipment control, such as spot light, smoke machine, strobe light, moving light. This article presents the creation of embedded DMX512 controller using FPGA with real time operating system (RTOS). This creation...
Internet Protocol Security (generally shortened to IPSec) is a framework of open standards that provides data confidentiality, data integrity, and data authentication between participating peers at the IP layer. The Data Encryption Standard(DES) is used to encrypt and decrypt packet data at IP layer; it turns clear text into cipher text via an encryption algorithm. The decryption algorithm on the...
Lookup function in the IP routers has always been a topic of a great interest since it represents a potential bottleneck in improving Internet router's capacity. IP lookup stands for the search of the longest matching prefix in the lookup table for the given destination IP address. The lookup process must be fast in order to support increasing port bit-rates and the number of IP addresses. The lookup...
Since the recent increase in the popularity of services that require high bandwidth, such as high-quality video and voice traffic, the need for 100-Gbps equipment has become a reality. In particular, next generation routers are needed to support 100-Gbps worst-case IP lookup throughput for large IPv4 and IPv6 routing tables, while keeping the cost and power consumption low. It is challenging for today's...
IP address lookup is one of the most important functionalities in the router design. To meet the requirements in high speed routers consisting of line-cards with 40 Gbps transfer rates, researchers usually take lookup/update speed, storage requirement, and scalability into consideration when designing a high performance forwarding engine. As a result, hardware-based solutions are often used to develop...
The communication manager module embedded in a dedicated system configurable via Internet design description and XILINX Spartan 3 FPGA implementation are presented. Keeping Internet connectivity as a priority, minimum subsets of IEEE 802.3 standard rules for Ethernet data interchange and RFC826 and RFC791 recommendations for address resolution protocol (ARP) and Internet protocol (IP) respectively,...
Internet line speeds are expected to reach 100 Gbps in a few years. To match these line rates, a single router line card needs to forward more than 150 million packets per second. This requires a corresponding amount of longest prefix match operations. Furthermore, the increased use of IPv6 requires core routers to perform the longest prefix match on several hundred thousand prefixes varying in length...
A hardware structure of LXI bus instruments based on Nios II core is presented in this paper. By the translation of muC/OS II operating system and the lwIP stack on the Nios II core, the TCP and IP protocols are realized. The Web server and the Ethernet protocols are also realized by the programming interface supplied by the lwIP stack. Finally the paper tests the network protocols on the LXI module...
With sharp development of new application on network, bandwidth has increased up to 10~40 Gbps. It??s very important to take more efficient information processing to fulfill requirements of better services quality. This article focuses on the construction of backbone network based on IP over SDH. By analysis of transmit structure and protocol stack, several key techniques of information processing...
Optimizing the single FPGA board resource as a simulator in a multi user environment regardless of the physical distance improved by TCP/IP. It is important step for IP and system development to use FPGA and IP core to design and improve flow of multi user data in a high speed communication internet environment and optimal utilization of available bandwidth. A user can connect either by Wi-Fi, Wi-Max...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.