The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A modern system-on-a-chip includes tens to hundreds of modules such as processor cores, memories and other IP blocks and exchanges packetized data using highperformance interconnection networks as a subsystem for data transport. This paper reports the implementation of an industry-wide network on a chip in FPGA, and the first implementation and evaluation of the Sonics Performance Monitor and Hardware...
Standard processors have logical resources necessary for implementing various calculating platforms, capable to execute applications in different fields such as communication, command and control or signal processing. However, the sequential aspect of executing the instructions, the speed limit given by the access to the memory block and the standard architecture of the processors, dictate some of...
New system-on-chip (SoC) design techniques are necessary to address the communication requirements for future SoC. The currently used bus-centered approach becomes an inappropriate choice because of its limitation as a shared medium that restricts the scalability of the communication architecture. Also, long bus wires result in performance degradation due to the increased capacitive load. The long...
In this paper, results of a simulative performance evaluation of RISC-based SoC platforms for networking applications are presented. We use our SystemC simulation environment that is calibrated with a reference implementation on an FPGA-based prototyping environment, consisting of a single RISC-CPU, memory system, Ethernet MAC and an autonomous DMA engine. In order to achieve precise results, a real...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.