The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper analyses structure and algorithm of floating-point ALU, and implements multiplication and division operation in the homo-hardware circuit. The floating-point multiplication and division ALU supports floating-point number according with IEEE-754 standard. This ALU adopts 4-level pipelining structure: '0' operation number check, exponent addition and subtraction operation, fraction multiplication...
FPGAs are commonly used to provide a fast way to system prototyping. Thanks to their ever increasing amount of logic elements, their massively parallel architectures, and their dedicated computational elements they offer the possibility to implement entire complex systems like SoCs, reaching computational performances comparable to ASIC logic or embedded processors in a broad range of applications...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.